

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 Data Sheet

High-Performance, 16-bit Microcontrollers

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2009

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007-2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-61341-457-6

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

High-Performance, 16-bit Microcontrollers

Operating Range:

- Up to 40 MIPS operation (at 3.0-3.6V):
 - Industrial temperature range (-40°C to +85°C)
 - Extended temperature range (-40°C to +125°C)
- Up to 20 MIPS operation (at 3.0-3.6V):
 - High temperature range (-40°C to +150°C)

High-Performance CPU:

- Modified Harvard architecture
- C compiler optimized instruction set
- 16-bit wide data path
- 24-bit wide instructions
- Linear program memory addressing up to 4M instruction words
- · Linear data memory addressing up to 64 Kbytes
- 71 base instructions: mostly 1 word/1 cycle
- Flexible and powerful addressing modes
- Software stack
- 16 x 16 multiply operations
- 32/16 and 16/16 divide operations
- Up to ±16-bit shifts for up to 40-bit data

Direct Memory Access (DMA):

- 8-channel hardware DMA
- Up to 2 Kbytes dual ported DMA buffer area (DMA RAM) to store data transferred via DMA:
 - Allows data transfer between RAM and a peripheral while CPU is executing code (no cycle stealing)
- Most peripherals support DMA

On-Chip Flash and SRAM:

- Flash program memory (up to 128 Kbytes)
- Data SRAM (up to 8 Kbytes)
- Boot, Secure and General Security for program Flash

Timers/Capture/Compare/PWM:

- Timer/Counters, up to five 16-bit timers:
 - Can pair up to make two 32-bit timers
 - One timer runs as a Real-Time Clock with an external 32.768 kHz oscillator
 - Programmable prescaler
- Input Capture (up to four channels):
 - Capture on up, down or both edges
 - 16-bit capture input functions
 - 4-deep FIFO on each capture
- Output Compare (up to four channels):
 - Single or Dual 16-bit Compare mode
 - 16-bit Glitchless PWM mode
- Hardware Real-Time Clock and Calendar (RTCC):
 - Provides clock, calendar and alarm functions

Interrupt Controller:

- 5-cycle latency
- Up to 45 available interrupt sources
- · Up to three external interrupts
- Seven programmable priority levels
- Five processor exceptions

Digital I/O:

- Peripheral pin Select functionality
- Up to 35 programmable digital I/O pins
- Wake-up/Interrupt-on-Change for up to 31 pins
- Output pins can drive from 3.0V to 3.6V
- Up to 5.5V output with open drain configuration on 5V tolerant pins with external pull-up
- 4 mA sink on all I/O pins

Communication Modules:

- 4-wire SPI (up to two modules):
 - Framing supports I/O interface to simple codecs
 - Supports 8-bit and 16-bit data
 - Supports all serial clock formats and sampling modes
- I²C™:
 - Full Multi-Master Slave mode support
 - 7-bit and 10-bit addressing
 - Bus collision detection and arbitration
 - Integrated signal conditioning
 - Slave address masking
- UART (up to two modules):
 - Interrupt on address bit detect
 - Interrupt on UART error
 - Wake-up on Start bit from Sleep mode
 - 4-character TX and RX FIFO buffers
 - LIN 2.0 bus support
 - $\ensuremath{\text{IrDA}}^{\ensuremath{\mathbb{R}}}$ encoding and decoding in hardware
 - High-Speed Baud mode
 - Hardware Flow Control with CTS and RTS
- Enhanced CAN (ECAN[™] module) 2.0B active:
 - Up to eight transmit and up to 32 receive buffers
 - 16 receive filters and three masks
 - Loopback, Listen Only and Listen All
 - Messages modes for diagnostics and bus monitoring
 - Wake-up on CAN message
 - Automatic processing of Remote Transmission Requests
 - FIFO mode using DMA
 - DeviceNet[™] addressing support
- Parallel Master Slave Port (PMP/EPSP):
 - Supports 8-bit or 16-bit data
 - Supports 16 address lines
- Programmable Cyclic Redundancy Check (CRC):
 - Programmable bit length for the CRC generator polynomial (up to 16-bit length)
 - 8-deep, 16-bit or 16-deep, 8-bit FIFO for data input

System Management:

- Flexible clock options:
 - External, crystal, resonator and internal RC
 - Fully integrated Phase-Locked Loop (PLL)
 - Extremely low jitter PLL
- Power-Up Timer
- Oscillator Start-up Timer/Stabilizer
- · Watchdog Timer with its own RC oscillator
- Fail-Safe Clock Monitor
- · Reset by multiple sources

Power Management:

- On-chip 2.5V voltage regulator
- · Switch between clock sources in real time
- · Idle, Sleep and Doze modes with fast wake-up

Analog-to-Digital Converters (ADCs):

- 10-bit, 1.1 Msps or 12-bit, 500 Ksps conversion:
 - Two and four simultaneous samples (10-bit ADC)
 - Up to 13 input channels with auto-scanning
 - Conversion start can be manual or synchronized with one of four trigger sources
 - Conversion possible in Sleep mode
 - ±2 LSb max integral nonlinearity
 - ±1 LSb max differential nonlinearity

Comparator Module:

• Two analog comparators with programmable input/output configuration

CMOS Flash Technology:

- Low-power, high-speed Flash technology
- · Fully static design
- 3.3V (±10%) operating voltage
- Industrial and Extended temperature
- Low power consumption

Packaging:

- 28-pin SPDIP/SOIC/QFN-S
- 44-pin TQFP/QFN

Note: See Table 1 for exact peripheral features per device.

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04 PRODUCT FAMILIES

The device names, pin counts, memory sizes and peripheral availability of each device are listed below. The following pages show their pinout diagrams.

TABLE 1:PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04
CONTROLLER FAMILIES

					Re	ma	ppable	Per	iphe	ral						r)			
Device	Pins	Program Flash Memory (Kbyte)	RAM (Kbyte) ⁽¹⁾	Remappable Pins	16-bit Timer ⁽²⁾	Input Capture	Output Compare Standard PWM	UART	SPI	ECANTM	External Interrupts ⁽³⁾	RTCC	I ² C™	CRC Generator	10-bit/12-bit ADC (Channels)	Analog Comparator (2 Channels/Voltage Regulator)	8-bit Parallel Master Port (Address Lines)	I/O Pins	Packages
PIC24HJ128GP804	44	128	8	26	5	4	4	2	2	1	3	1	1	1	13	1/1	11	35	QFN TQFP
PIC24HJ128GP802	28	128	8	16	5	4	4	2	2	1	3	1	1	1	10	1/0	2	21	SPDIP SOIC QFN-S
PIC24HJ128GP204	44	128	8	26	5	4	4	2	2	0	3	1	1	1	13	1/1	11	35	QFN TQFP
PIC24HJ128GP202	28	128	8	16	5	4	4	2	2	0	3	1	1	1	10	1/0	2	21	SPDIP SOIC QFN-S
PIC24HJ64GP804	44	64	8	26	5	4	4	2	2	1	3	1	1	1	13	1/1	11	35	QFN TQFP
PIC24HJ64GP802	28	64	8	16	5	4	4	2	2	1	3	1	1	1	10	1/0	2	21	SPDIP SOIC QFN-S
PIC24HJ64GP204	44	64	8	26	5	4	4	2	2	0	3	1	1	1	13	1/1	11	35	QFN TQFP
PIC24HJ64GP202		64	8	16	5	4	4	2	2	0	3	1	1	1	10	1/0	2	21	SPDIP SOIC QFN-S
PIC24HJ32GP304	44	32	4	26	5	4	4	2	2	0	3	1	1	1	13	1/1	11	35	QFN TQFP
PIC24HJ32GP302	28	32	4	16	5	4	4	2	2	0	3	1	1	1	10	1/0	2	21	SPDIP SOIC QFN-S


Note 1: RAM size is inclusive of 2 Kbytes of DMA RAM for all devices except PIC24HJ32GP302/304, which include 1 Kbyte of DMA RAM.

2: Only four out of five timers are remappable.


3: Only two out of three interrupts are remappable.

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04


Pin Diagrams



Pin Diagrams (Continued)



Pin Diagrams (Continued)



DS70293F-page 8

Table of Contents

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 Product Families	5
Device Overview	
Guidelines for Getting Started with 16-bit Microcontrollers	
CPU	
Memory Organization	
Flash Program Memory	
Resets	
Interrupt Controller	
Direct Memory Access (DMA)	
Oscillator Configuration	
Power-Saving Features	
I/O Ports	
Timer1	
Timer2/3 And TImer4/5 Feature	
Input Capture	
Output Compare	
Serial Peripheral Interface (SPI)	
Inter-Integrated Circuit [™] (I ² C [™])	
Universal Asynchronous Receiver Transmitter (UART)	
Enhanced CÁN (ECAN™) Module	
10-bit/12-bit Analog-to-Digital Converter (ADC1)	
Comparator Module	
Real-Time Clock and Calendar (RTCC)	239
Programmable Cyclic Redundancy Check (CRC) Generator	
Parallel Master Port (PMP)	253
Special Features	261
Instruction Set Summary	271
Development Support	279
Electrical Characteristics	
High Temperature Electrical Characteristics	333
Packaging Information	343
Appendix A: Revision History	353
Index	
The Microchip Web Site	
Customer Change Notification Service	
Customer Support	
Reader Response	
Product Identification System	369

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.


1.0 DEVICE OVERVIEW

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This document contains device specific information for the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices.

Figure 1-1 shows a general block diagram of the core and peripheral modules in the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices.

Table 1-1lists the functions of the various pinsshown in the pinout diagrams.






TABLE 1-1:	PINOL	JT I/O DES	CRIPT	IONS
Pin Name	Pin Type	Buffer Type	PPS	Description
AN0-AN12	I	Analog		Analog input channels.
CLKI	I	ST/CMOS	No	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
CLKO	0	—	No	Always associated with OSC2 pin function.
OSC1	I	ST/CMOS	No	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.
OSC2	I/O	—	No	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
SOSCI	I	ST/CMOS	No	32.768 kHz low-power oscillator crystal input; CMOS otherwise.
SOSCO	0	—	No	32.768 kHz low-power oscillator crystal output.
CN0-CN30	I	ST	No	Change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.
IC1-IC2	I	ST	Yes	Capture inputs 1/2
IC7-IC8	I	ST	Yes	Capture inputs 7/8.
OCFA	I	ST	Yes	Compare Fault A input (for Compare Channels 1, 2, 3 and 4).
OC1-OC4	0	—	Yes	Compare outputs 1 through 4.
INT0	I	ST	No	External interrupt 0.
INT1	I	ST	Yes	External interrupt 1.
INT2		ST	Yes	External interrupt 2.
RA0-RA4	I/O	ST	No	PORTA is a bidirectional I/O port.
RA7-RA10	I/O	ST	No	PORTA is a bidirectional I/O port.
RB0-RB15	I/O	ST	No	PORTB is a bidirectional I/O port.
RC0-RC9	I/O	ST	No	PORTC is a bidirectional I/O port.
T1CK	I	ST	No	Timer1 external clock input.
T2CK	I	ST	Yes	Timer2 external clock input.
T3CK		ST	Yes	Timer3 external clock input.
T4CK T5CK		ST ST	Yes Yes	Timer4 external clock input. Timer5 external clock input.
	· ·			
U1CTS U1RTS	0	ST	Yes Yes	UART1 clear to send. UART1 ready to send.
U1RX		ST	Yes	UART1 receive.
U1TX	Ö	_	Yes	UART1 transmit.
U2CTS	1	ST	Yes	UART2 clear to send.
U2RTS	Ó	_	Yes	UART2 ready to send.
U2RX	I	ST	Yes	UART2 receive.
U2TX	0	_	Yes	UART2 transmit.
SCK1	I/O	ST	Yes	Synchronous serial clock input/output for SPI1.
SDI1	I	ST	Yes	SPI1 data in.
SDO1	0	-	Yes	SPI1 data out.
SS1	I/O	ST	Yes	SPI1 slave synchronization or frame pulse I/O.
SCK2	I/O	ST	Yes	Synchronous serial clock input/output for SPI2.
SDI2	I	ST	Yes	SPI2 data in.
SDO2	0	-	Yes	SPI2 data out.
SS2	I/O	ST	Yes	SPI2 slave synchronization or frame pulse I/O.
		OS compatib		

TABLE 1-1:PINOUT I/O DESCRIPTIONS

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels PPS = Peripheral Pin Select

Analog = Analog input P = Powe O = Output I = InputTTL = TTL input buffer

TABLE 1-1:	PINOU	T I/O DES	SCRIPT	TIONS (CONTINUED)
Pin Name	Pin Type	Buffer Type	PPS	Description
SCL1	I/O	ST	No	Synchronous serial clock input/output for I2C1.
SDA1	I/O	ST	No	Synchronous serial data input/output for I2C1.
ASCL1	I/O	ST	No	Alternate synchronous serial clock input/output for I2C1.
ASDA1	I/O	ST	No	Alternate synchronous serial data input/output for I2C1.
TMS	I	ST	No	JTAG Test mode select pin.
тск	I	ST	No	JTAG test clock input pin.
TDI	I	ST	No	JTAG test data input pin.
TDO	0		No	JTAG test data output pin.
C1RX	I	ST	Yes	ECAN1 bus receive pin.
C1TX	0	_	Yes	ECAN1 bus transmit pin.
RTCC	0		No	Real-Time Clock Alarm Output.
CVREF	0	ANA	No	Comparator Voltage Reference Output.
C1IN-	I	ANA	No	Comparator 1 Negative Input.
C1IN+	I	ANA	No	Comparator 1 Positive Input.
C1OUT	0		Yes	Comparator 1 Output.
C2IN-	I	ANA	No	Comparator 2 Negative Input.
C2IN+	I	ANA	No	Comparator 2 Positive Input.
C2OUT	0		Yes	Comparator 2 Output.
PMA0	I/O	TTL/ST	No	Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and
				Output (Master modes).
PMA1	I/O	TTL/ST	No	Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and
PMA2 -PMPA10	0		No	Output (Master modes).
PMBE	0	_	No	Parallel Master Port Address (Demultiplexed Master Modes). Parallel Master Port Byte Enable Strobe.
PMCS1	0	_	No	Parallel Master Port Chip Select 1 Strobe.
PMD0-PMPD7	1/0	TTL/ST	No	Parallel Master Port Data (Demultiplexed Master mode) or Address/
	1/0	112/01	NO	Data (Multiplexed Master modes).
PMRD	0	_	No	Parallel Master Port Read Strobe.
PMWR	Ō	_	No	Parallel Master Port Write Strobe.
PGED1	I/O	ST	No	Data I/O pin for programming/debugging communication channel 1.
PGEC1	I	ST	No	Clock input pin for programming/debugging communication channel 1.
PGED2	I/O	ST	No	Data I/O pin for programming/debugging communication channel 2.
PGEC2	I	ST	No	Clock input pin for programming/debugging communication channel 2.
PGED3	I/O	ST	No	Data I/O pin for programming/debugging communication channel 3.
PGEC3	I	ST	No	Clock input pin for programming/debugging communication channel 3.
MCLR	I/P	ST	No	Master Clear (Reset) input. This pin is an active-low Reset to the device.
AVdd	Р	Р	No	Positive supply for analog modules. This pin must be connected at all
				times.
AVss	Р	Р	No	Ground reference for analog modules.
Vdd	Р	_	No	Positive supply for peripheral logic and I/O pins.
VCAP	Р		No	CPU logic filter capacitor connection.
Vss	Р	_	No	Ground reference for logic and I/O pins.
Vref+	I	Analog	No	Analog voltage reference (high) input.
Vref-	Ι	Analog	No	Analog voltage reference (low) input.
Legend: CMOS	S = CMO	S compatib	le input	or output Analog = Analog input P = Power

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels PPS = Peripheral Pin Select Analog = Analog input O = Output TTL = TTL input buffer

P = Power I = Input

1.1 Referenced Sources

This device data sheet is based on the following individual chapters of the *"dsPIC33F/PIC24H Family Reference Manual"*. These documents should be considered as the general reference for the operation of a particular module or device feature.

Note 1: To access the documents listed below, browse to the documentation section of the PIC24HJ64GP204 product page of the Microchip web site (www.microchip.com) or select a family reference manual section from the following list. In addition to parameters, features, and other documentation, the resulting page

provides links to the related family

- Section 1. "Introduction" (DS70197)
- Section 2. "CPU" (DS70204)
- Section 3. "Data Memory" (DS70202)
- Section 4. "Program Memory" (DS70202)
- Section 5. "Flash Programming" (DS70191)

reference manual sections.

- Section 8. "Reset" (DS70192)
- Section 9. "Watchdog Timer and Power-saving Modes" (DS70196)
- Section 11. "Timers" (DS70205)
- Section 12. "Input Capture" (DS70198)
- Section 13. "Output Compare" (DS70209)
- Section 16. "Analog-to-Digital Converter (ADC)" (DS70183)
- Section 17. "UART" (DS70188)
- Section 18. "Serial Peripheral Interface (SPI)" (DS70206)
- Section 19. "Inter-Integrated Circuit™ (I²C™)" (DS70195)
- Section 23. "CodeGuard™ Security (DS70199)
- Section 24. "Programming and Diagnostics" (DS70209)
- Section 25. "Device Configuration (DS70194)
- Section 26. "Development Tool Support" (DS70209)
- Section 30. "I/O Ports with Peripheral Pin Select (PPS)" (DS70190)
- Section 32. "Interrupts (Part III)" (DS70214)
- Section 33. "Audio Digital-to-Analog Converter (DAC)" (DS70211)
- Section 34. "Comparator" (DS70212)
- Section 35. "Parallel Master Port (PMP)" (DS70299)
- Section 36. "Programmable Cyclic Redundancy Check (CRC)" (DS70298)
- Section 37. "Real-Time Clock and Calendar (RTCC)" (DS70301)
- Section 38. "Direct Memory Access" (DS70215)
- Section 39. "Oscillator (Part III)" (DS70216)

NOTES:

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

- **Note 1:** This data sheet summarizes the features PIC24HJ32GP302/304, of the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 of family devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see Microchip web site the (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

2.1 Basic Connection Requirements

Getting started with the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 family of 16-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and VSS pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVss pins (regardless if ADC module is not used)

(see Section 2.2 "Decoupling Capacitors")

- VCAP (see Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins used when external voltage reference for ADC module is implemented


Note: The AVDD and AVSS pins must be connected independent of the ADC voltage reference source.


2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVss is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.





2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including MCUs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 CPU Logic Filter Capacitor Connection (VCAP)

A low-ESR (< 5 Ohms) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD, and must have a capacitor between 4.7 μ F and 10 μ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to Section 28.0 "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to **Section 25.2 "On-Chip Voltage Regulator"** for details.

2.4 Master Clear (MCLR) Pin

The MCLR pin provides for two specific device functions:

- Device Reset
- Device programming and debugging


During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.



EXAMPLE OF MCLR PIN CONNECTIONS



Overstress (EOS). Ensure that the MCLR pin

VIH and VIL specifications are met.

2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they programmer/debugger will interfere with the communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 2, MPLAB[®] ICD 3 or MPLAB[®] REAL ICETM.

For more information on ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip website.


- "MPLAB[®] ICD 2 In-Circuit Debugger User's Guide" DS51331
- "Using MPLAB[®] ICD 2" (poster) DS51265
- *"MPLAB[®] ICD 2 Design Advisory"* DS51566
- "Using MPLAB[®] ICD 3" (poster) DS51765
- "MPLAB[®] ICD 3 Design Advisory" DS51764
- "MPLAB[®] REAL ICE™ In-Circuit Emulator User's Guide" DS51616
- "Using MPLAB[®] REAL ICE™" (poster) DS51749

2.6 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.

FIGURE 2-3: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to \leq 8 MHz for start-up with the PLL enabled to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration word.

2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 2, ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins, by setting all bits in the AD1PCFGL register.

The bits in this register that correspond to the A/D pins that are initialized by MPLAB ICD 2, ICD 3 or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must clear the corresponding bits in the AD1PCFGL register during initialization of the ADC module.

When MPLAB ICD 2, ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the AD1PCFGL register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic-low state.

Alternatively, connect a 1k to 10k resistor between Vss and the unused pins.

3.0 CPU

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 2. CPU" (DS70204) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

3.1 Overview

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and addressing modes. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double word move (MOV.D) instruction and the table instructions. Overhead-free, single-cycle program loop constructs are supported using the REPEAT instruction, which is interruptible at any point.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1, and the programmer's model for the PIC24HJ32GP302/ 304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/ X04 is shown in Figure 3-2.

3.2 Data Addressing Overview

The data space can be linearly addressed as 32K words or 64 Kbytes using an Address Generation Unit (AGU). The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space.

The data space also includes 2 Kbytes of DMA RAM, which is primarily used for DMA data transfers, but may be used as general purpose RAM.

3.3 Special MCU Features

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 features a 17-bit by 17bit, single-cycle multiplier. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication makes mixed-sign multiplication possible. The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices support 16/16 and 32/16 integer divide operations. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A multi-bit data shifter is used to perform up to a 16-bit, left or right shift in a single cycle.

FIGURE 3-1: PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04 CPU CORE BLOCK DIAGRAM





FIGURE 3-2: PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04 PROGRAMMER'S MODEL



3.4 CPU Control Registers

U-0 U-0 U-0 R/W-0 U-0 U-0 U-0 U-0 DC bit 15 bit 8 R/W-0⁽¹⁾ R/W-0⁽²⁾ R/W-0⁽²⁾ R-0 R/W-0 R/W-0 R/W-0 R/W-0 IPL<2:0>(2) OV Ζ RA Ν С bit 7 bit 0 Legend: C = Clear only bit U = Unimplemented bit, read as '0' R = Readable bit S = Set only bit W = Writable bit -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-9 Unimplemented: Read as '0' DC: MCU ALU Half Carry/Borrow bit bit 8 1 = A carry-out from the 4th low-order bit (for byte-sized data) or 8th low-order bit (for word-sized data) of the result occurred 0 = No carry-out from the 4th low-order bit (for byte-sized data) or 8th low-order bit (for word-sized data) of the result occurred IPL<2:0>: CPU Interrupt Priority Level Status bits⁽²⁾ bit 7-5 111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8) bit 4 **RA:** REPEAT Loop Active bit 1 = REPEAT loop in progress 0 = REPEAT loop not in progress bit 3 N: MCU ALU Negative bit 1 = Result was negative 0 = Result was non-negative (zero or positive) bit 2 OV: MCU ALU Overflow bit This bit is used for signed arithmetic (two's complement). It indicates an overflow of a magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurredbit 1 Z: MCU ALU Zero bit 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result) C: MCU ALU Carry/Borrow bit bit 0 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Note 1: Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL < 3 > = 1.

REGISTER 3-1: SR: CPU STATUS REGISTER

2: The IPL<2:0> Status bits are read only when the NSTDIS bit (INTCON1<15>) = 1.

		••••••					
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	_
bit 15							bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
—	—	—	—	IPL3 ⁽¹⁾	PSV	—	—
bit 7							bit 0
Legend:		C = Clear only	y bit				
R = Readab	ole bit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set	
0' = Bit is cl	eared	'x = Bit is unk	nown	U = Unimplei	l as '0'		
bit 15-4	Unimplemen	ted: Read as '	0'				
bit 3	IPL3: CPU In	terrupt Priority	Level Status I	oit 3 ⁽¹⁾			
	1 = CPU inter	rupt priority lev	vel is greater t	han 7			
	0 = CPU inter	rupt priority lev	el is 7 or less				
bit 2	PSV: Program	n Space Visibili	ty in Data Spa	ace Enable bit			
	1 = Program	space visible in	data space				
	~		•				

REGISTER 3-2: CORCON: CORE CONTROL REGISTER

0 = Program space not visible in data space

Unimplemented: Read as '0'

bit 1-0

Note 1: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

3.5 Arithmetic Logic Unit (ALU)

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

For information on the SR bits affected by each instruction, refer to the "16-bit MCU and DSC Programmer's Reference Manual" (DS70157).

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit-divisor division.

3.5.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

3.5.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.5.3 MULTI-BIT DATA SHIFTER

The multi-bit data shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either a working register or a memory location.

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

4.0 MEMORY ORGANIZATION

Note:	This data sheet summarizes the features
	of the PIC24HJ32GP302/304,
	PIC24HJ64GPX02/X04 and
	PIC24HJ128GPX02/X04 families of
	devices. It is not intended to be a compre-
	hensive reference source. To complement
	the information in this data sheet, refer to
	Section 4. "Program Memory"
	(DS70203) of the "dsPIC33F/PIC24H
	Family Reference Manual", which is avail-
	able from the Microchip website
	(www.microchip.com).

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.

4.1 Program Address Space

The program address memory space of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in Section 4.4 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

The memory map for the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices is shown in Figure 4-1.



	PIC24HJ32GP302/304	PIC24HJ64GPX02/X04	PIC24HJ128GPX02/X04	
Ā	GOTO Instruction	GOTO Instruction	GOTO Instruction 0x00000 Reset Address 0x00000	20
	Reset Address	Reset Address	Reset Address 0x00000 0x00000	
	Interrupt Vector Table	Interrupt Vector Table	Interrupt Vector Table 0x00000	
	Reserved	Reserved	Reserved 0x00010	00
	Alternate Vector Table	Alternate Vector Table	Alternate Vector Table 0x00010	
Space	User Program Flash Memory (11264 instructions)	User Program Flash Memory (22016 instructions)	0x00020 0x0057f 0x0057f 0x00580	00 FE
User Memory Space			User Program Flash Memory (44032 instructions)	FE
	Unimplemented			
	(Read '0's)	Unimplemented	0x0157F	E
		(Read '0's)	0x01580	00
			Unimplemented (Read '0's)	
			0x7FFF	
	Reserved		Reserved	
ry Space	Device Configuration Registers	Device Configuration Registers	OxF7FF Device Configuration Registers OxF800	00
Configuration Memory Space	Reserved	Reserved	Reserved	
Configu	DEVID (2)	DEVID (2)	DEVID (2) 0xFEFF 0xFF00 0xFF00 0xFF00	00
↓	Reserved	Reserved	Reserved	

4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address, as shown in Figure 4-2.

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

4.1.2 INTERRUPT AND TRAP VECTORS

All PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at 0x000000, with the actual address for the start of code at 0x000002.

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in **Section 7.1 "Interrupt Vector Table"**.




FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

4.2 Data Address Space

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 CPU has a separate 16-bit wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps are shown in Figure 4-3 and Figure 4-4.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 4.4.3 "Reading Data from Program Memory Using Program Space Visibility").

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices implement up to 8 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte is returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCU devices and improve data space memory usage efficiency, the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] results in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

A data byte read, reads the complete word that contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

4.2.3 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

Note: The actual set of peripheral features and interrupts varies by the device. Refer to the corresponding device tables and pinout diagrams for device-specific information.

4.2.4 NEAR DATA SPACE

The 8 Kbyte area between 0x0000 and 0x1FFF is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an address pointer.

4.2.5 DMA RAM

The PIC24HJ32GP302/304 devices contain 1 Kbytes of dual ported DMA RAM located at the end of X data PIC24HJ64GPX02/X04 space. The and PIC24HJ128GPX02/X04 devices contain 2 Kbytes of dual ported DMA RAM located at the end of X data space, and is a part of X data space. Memory locations in the DMA RAM space are accessible simultaneously by the CPU and the DMA controller module. DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU.

When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

Note:	DMA RAM can be used for general
	purpose data storage if the DMA function
	is not required in an application.

FIGURE 4-3: DATA MEMORY MAP FOR PIC24HJ32GP302/304 DEVICES WITH 4 KB RAM




FIGURE 4-4: DATA MEMORY MAP FOR PIC24HJ128GP202/204, PIC24HJ64GP202/204, PIC24HJ128GP502/504 AND PIC24HJ64GP502/504 DEVICES WITH 8 KB RAM




TABLE 4-1: CPU CORE REGISTERS MAP

					•													
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
WREG0	0000								Working Re	gister 0								0000
WREG1	0002								Working Re	gister 1								0000
WREG2	0004				Working Register 2												0000	
WREG3	0006								Working Re	gister 3								0000
WREG4	0008								Working Re	egister 4								0000
WREG5	000A								Working Re	gister 5								0000
WREG6	000C								Working Re	gister 6								0000
WREG7	000E								Working Re	gister 7								0000
WREG8	0010								Working Re	gister 8								0000
WREG9	0012								Working Re	gister 9								0000
WREG10	0014								Working Re	gister 10								0000
WREG11	0016								Working Re	gister 11								0000
WREG12	0018								Working Re	gister 12								0000
WREG13	001A								Working Re	gister 13								0000
WREG14	001C								Working Re	gister 14								0000
WREG15	001E								Working Re	gister 15								0800
SPLIM	0020							Sta	ack Pointer Li	mit Register								xxxx
PCL	002E							Program	n Counter Lo	w Word Regi	ster							0000
PCH	0030	_	_	—	_	_	_	_	—			Progr	am Counter	High Byte Re	egister			0000
TBLPAG	0032	_	_	_	_	-	_	_	_			Table	Page Addre	ss Pointer R	egister			0000
PSVPAG	0034	_	—	— — — — — Program Memory Visibility Page Address Pointer Register											0000			
RCOUNT	0036			•	Repeat Loop Counter Register 22											xxxx		
SR	0042	_	—	—	_	_	_		DC	IPL2	IPL1	IPL0	RA	N	OV	Z	С	0000
CORCON	0044	_	_	_	_	_	_	_	_	—	_	_	_	IPL3	PSV	_	_	0000
DISICNT	0052	_	_						Disab	le Interrupts	Counter Re	egister		·	·			xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE	ABLE 4-2: CHANGE NOTIFICATION REGISTER MAP FOR PIC24HJ128GP202/502, PIC24HJ64GP202/502 AND PIC24HJ32GP302																	
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	_	-	_	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	_	CN30IE	CN29IE	_	CN27IE	_	_	CN24IE	CN23IE	CN22IE	CN21IE	_	_	_	_	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	_	_	_	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	_	CN30PUE	CN29PUE	_	CN27PUE	_	_	CN24PUE	CN23PUE	CN22PUE	CN21PUE	_	_	_	_	CN16PUE	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-3: CHANGE NOTIFICATION REGISTER MAP FOR PIC24HJ128GP204/504, PIC24HJ64GP204/504 AND PIC24HJ32GP304

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	—	CN30IE	CN29IE	CN28IE	CN27IE	CN26IE	CN25IE	CN24IE	CN23IE	CN22IE	CN21IE	CN20IE	CN19IE	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	—	CN30PUE	CN29PUE	CN28PUE	CN27PUE	CN26PUE	CN25PUE	CN24PUE	CN23PUE	CN22PUE	CN21PUE	CN20PUE	CN19PUE	CN18PUE	CN17PUE	CN16PUE	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-4: INTERRUPT CONTROLLER REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS		—	_	_		—	—	—	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	—	0000
INTCON2	0082	ALTIVT	DISI	_	_	_	_	_	—	_	—	—	_	_	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	—	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INT0IF	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	IC8IF	IC7IF	—	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	8800	_	DMA4IF	PMPIF	_			—	_	—	—	-	DMA3IF	C1IF ⁽¹⁾	C1RXIF ⁽¹⁾	SPI2IF	SPI2EIF	0000
IFS3	008A	_	RTCIF	DMA5IF	_			—	_	—	—	-	-	-	_	_	_	0000
IFS4	008C	_		_	_			—	_	—	C1TXIF ⁽¹⁾	DMA7IF	DMA6IF	CRCIF	U2EIF	U1EIF	_	0000
IEC0	0094	—	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE	0000
IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	IC8IE	IC7IE	_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	0098	—	DMA4IE	PMPIE	_	-	-	—	—	—	—	_	DMA3IE	C1IE ⁽¹⁾	C1RXIE ⁽¹⁾	SPI2IE	SPI2EIE	0000
IEC3	009A	—	RTCIE	DMA5IE	—	_	_	—	—	_	—	—	—	—	—	—	—	0000
IEC4	009C	—	_		_	_	_	—	—	_	C1TXIE ⁽¹⁾	DMA7IE	DMA6IE	CRCIE	U2EIE	U1EIE	—	0000
IPC0	00A4	—	-	T1IP<2:0>		—	(OC1IP<2:0	>	_		IC1IP<2:0>		_	IN	T0IP<2:0>	•	4444
IPC1	00A6	—	-	T2IP<2:0>		—	(C2IP<2:0	>	_		IC2IP<2:0>		_	DN	/A0IP<2:0:	>	4444
IPC2	00A8	—	U	1RXIP<2:0:	>	_	9	SPI1IP<2:0	>	_		SPI1EIP<2:0	>	—	-	T3IP<2:0>		4444
IPC3	00AA	_	_	—	_	—	D	MA1IP<2:0)>	_		AD1IP<2:0>	•	_	U	1TXIP<2:0:	>	0444
IPC4	00AC	—	(CNIP<2:0>		_		CMIP<2:0:	>	_		MI2C1IP<2:0	>	—	SI	2C1IP<2:0:	>	4444
IPC5	00AE	—	-	C8IP<2:0>		_		IC7IP<2:0;	>	_	—	—	—	—	IN	NT1IP<2:0>	•	4404
IPC6	00B0	—		T4IP<2:0>		_	(C4IP<2:0	>	_		OC3IP<2:0>	>	—	DN	/IA2IP<2:0:	>	4444
IPC7	00B2	—	U	2TXIP<2:0>	>	_	U	2RXIP<2:0)>	_		INT2IP<2:02	>	—	-	T5IP<2:0>		4444
IPC8	00B4	—	С	1IP<2:0> ⁽¹⁾		_	C1	RXIP<2:0	_(1)	—		SPI2IP<2:0:	>	—	SF	PI2EIP<2:0	>	4444
IPC9	00B6	—	_	—	_	_	_	—	—	—	—	—	—	—	DN	//A3IP<2:0:	>	0004
IPC11	00BA	—	_	—	_	_	D	MA4IP<2:0)>	—		PMPIP<2:0:	>	—	—	—	—	0440
IPC15	00C2	—	_	_	_	_	F	RTCIP<2:0	>	—		DMA5IP<2:0	>	—	—	—	—	0440
IPC16	00C4	_	С	RCIP<2:0>		—	l	J2EIP<2:0	>	_		U1EIP<2:0>		_	—	—	—	4440
IPC17	00C6	—		—	_	_	C1	ITXIP<2:0:	(1)	—		DMA7IP<2:0	>	—	DN	MA6IP<2:0:	>	0444
INTTREG	00E0	—	_		_		ILR<	3:0>		—			VE	CNUM<6:0>				4444

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Interrupts disabled on devices without ECAN™ modules.

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timor1	Register								0000
										•								
PR1	0102			r					Period F	Register 1								FFFF
T1CON	0104	TON	_	TSIDL	—	_	—	_	_	_	TGATE	TCKP	S<1:0>	_	TSYNC	TCS	_	0000
TMR2	0106								Timer2	Register								0000
TMR3HLD	0108		Timer3 Holding Register (for 32-bit timer operations only)															xxxx
TMR3	010A	Timer3 Register															0000	
PR2	010C	Period Register 2															FFFF	
PR3	010E	Period Register 3															FFFF	
T2CON	0110	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	T32	_	TCS	_	0000
T3CON	0112	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	_	_	TCS	_	0000
TMR4	0114								Timer4	Register								0000
TMR5HLD	0116						Tin	ner5 Holding	Register (fo	r 32-bit timer	operations of	only)						xxxx
TMR5	0118								Timer5	Register								0000
PR4	011A								Period F	Register 4								FFFF
PR5	011C								Period F	Register 5								FFFF
T4CON	011E	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	T32	_	TCS	_	0000
T5CON	0120	TON	_	TSIDL							TGATE	-	S<1:0>	_		TCS		0000
Legend:		-		— = unimp							10/112					100		

TABLE 4-6: INPUT CAPTURE REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140		Input 1 Capture Register															xxxx
IC1CON	0142	ICSIDL ICTMR ICI<1:0> ICOV ICBNE ICM<2:0>													0000			
IC2BUF	0144		Input 2 Capture Register															xxxx
IC2CON	0146	_		ICSIDL		_				ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC7BUF	0158								Input 7 Ca	pture Regist	er							xxxx
IC7CON	015A	_		ICSIDL		_				ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
IC8BUF	015C								Input 8Ca	pture Registe	ər							xxxx
IC8CON	015E	_	_	ICSIDL		—	—	—	—	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-7: OUTPUT COMPARE REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1RS	0180							Ou	tput Compar	e 1 Seconda	ary Register							xxxx
OC1R	0182								Output Co	ompare 1 Re	gister							xxxx
OC1CON	0184	OCSIDL OCFLT OCTSEL OCM<2:0>																0000
OC2RS	0186	Output Compare 2 Secondary Register															xxxx	
OC2R	0188	Output Compare 2 Register															xxxx	
OC2CON	018A	_	_	OCSIDL	—	_	—	_	_	_	_	_	OCFLT	OCTSEL		OCM<2:0>		0000
OC3RS	018C							Ou	tput Compar	e 3 Seconda	ary Register							xxxx
OC3R	018E								Output Co	ompare 3 Re	egister							xxxx
OC3CON	0190		_	OCSIDL	_	_	—	_	_	—	_	_	OCFLT	OCTSEL		OCM<2:0>		0000
OC4RS	0192							Ou	tput Compar	e 4 Seconda	ary Register							xxxx
OC4R	0194								Output Co	ompare 4 Re	egister							xxxx
OC4CON	0196	_	—	OCSIDL	—	—	—	—	_	_	_	_	OCFLT	OCTSEL		OCM<2:0>		0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-8: I2C1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets		
I2C1RCV	0200				_	_	_	—		Receive Register										
I2C1TRN	0202	_	_	_	-	-	_	_	_	Transmit Register										
I2C1BRG	0204	_		_	_	_	—	—		Baud Rate Generator Register										
I2C1CON	0206	I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000		
I2C1STAT	0208	ACKSTAT	TRSTAT		_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000		
I2C1ADD	020A				_	_	—		Address Register											
I2C1MSK	020C	_	_	_	_	_	—		Address Mask Register											

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-9: UART1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets			
U1MODE	0220	UARTEN		USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL<1:0>		STSEL	0000			
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN	UTXBF	TRMT	URXISEL<1:0> ADDEN RIDLE PERR FERR OERR URXDA						0110					
U1TXREG	0224	_	_	_	_	_	_	_	UTX8	UART Transmit Register											
U1RXREG	0226	_	_	_	-	_	_	-	URX8	UART Received Register											
U1BRG	0228			••••••				Bau	d Rate Ger	nerator Presc	aler							0000			

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

© 2007-2011 Microchip Technology Inc.

TABLE 4-10: UART2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U2MODE	0230	UARTEN	_	USIDL	IREN	RTSMD		UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSE	L<1:0>	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN	UTXBF	TRMT	URXIS	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG	0234	_	_	_	_	_	_	_	UTX8			U	ART Transm	nit Register				xxxx
U2RXREG	0236	—	_	_	—	_	_	_	URX8			U	IART Receiv	e Register				0000
U2BRG	0238							Bau	d Rate Ger	nerator Presc	aler							0000
Logondu			Deeet	- unimplom	and a diama				the design of a	alian al								

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-11: SPI1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	_	SPISIDL	—	—	—	_	_	—	SPIROV	—	_	—	_	SPITBF	SPIRBF	0000
SPI1CON1	0242	-	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	_	_	_	FRMDLY	_	0000
SPI1BUF	0248							SPI1 Trans	mit and Re	ceive Buffer	Register							0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-12: SPI2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI2STAT	0260	SPIEN	_	SPISIDL	-	_	—	-	—	-	SPIROV	—	_	—	_	SPITBF	SPIRBF	0000
SPI2CON1	0262	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>	0000
SPI2CON2	0264	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	_	_	_	FRMDLY	_	0000
SPI2BUF	0268							SPI2 Trans	smit and Red	eive Buffer	Register							0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-13: ADC1 REGISTER MAP FOR PIC24HJ64GP202/502, PIC24HJ128GP202/502 AND PIC24HJ32GP302

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Da	ta Buffer 0								xxxx
AD1CON1	0320	ADON	_	ADSIDL	ADDMABM									DONE	0000			
AD1CON2	0322	V	'CFG<2:0	>	_	_	CSCNA	CHP	S<1:0>	BUFS	_		SMPI	<3:0>		BUFM	ALTS	0000
AD1CON3	0324	ADRC	_	_		- - CSCNA CHPS<1:0> BUFS - SMPI<3:0> SAMC<4:0> ADCS<7:0> ADCS ADCS											0000	
AD1CHS123	0326	_	_	_	_	_	CH123N	NB<1:0>	CH123SB	_	_	_	_	_	CH1231	NA<1:0>	CH123SA	0000
AD1CHS0	0328	CH0NB	_	_		С	H0SB<4:0>	>		CH0NA	_	_		С	H0SA<4:0:	>		0000
AD1PCFGL	032C	_	_	_	PCFG12	PCFG11	PCFG10	PCFG9	_	_	—	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330	_	_	_	CSS12	CSS11	CSS10	CSS9	_	_	_	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332	_	_	—	_	—	_	_	_	_	—							

Legend: x = unknown value on Reset, --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-14: ADC1 REGISTER MAP FOR PIC24HJ64GP204/504, PIC24HJ128GP204/504 AND PIC24HJ32GP304

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Da	ata Buffer 0								xxxx
AD1CON1	0320	ADON	—	ADSIDL	ADDMABM									DONE	0000			
AD1CON2	0322	V	CFG<2:0	>	CSCNA CHPS<1:0> BUFS - SMPI<3:0> BUFM ALTS								ALTS	0000				
AD1CON3	0324	ADRC				S	AMC<4:0>						ADCS	<7:0>				0000
AD1CHS123	0326						CH123N	IB<1:0>	CH123SB		—	—	—		CH123N	NA<1:0>	CH123SA	0000
AD1CHS0	0328	CH0NB				С	H0SB<4:0>	•		CH0NA	—	—		С	H0SA<4:0:	>		0000
AD1PCFGL	032C	_			PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330	_			CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
AD1CON4	0332	_					_	—			_	_	_		[DMABL<2:	0>	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-15: DMA REGISTER MAP

MARCONOBSOHENSIZEDIRHALPNULWIIIIIIIMODEL-10IIMODEL-10IMODEL-10IMODEL-10IMODEL-10IMODEL-10IMODEL-10IIIMODEL-10IIIMODEL-10IIIIIIMODEL-10IIIIIIMODEL-10II	IADLE 4	+-15.		LEGI21		Г													
DNAMREQ 0382 FORCE - - - - - - - NOMO 0MADSTI 0384 - - STA-15.0- 00000 00000 00000 00000 00000 00000 00000 00000 00000 00000 00000 00000<	File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA0STA 0384	DMA0CON	0380	CHEN	SIZE	DIR	HALF	NULLW		—	—	—	_	AMOD	E<1:0>	_	—	MODE	<1:0>	0000
DMAGRTB 0388 ST8-15.0> PAD-15.0> PAD-15.0> 0000 DMAGRADT 038A - - - - 0000 DMAGRADT 038A - - - - - 0000 DMAICRADT 038A - - - - - - 0000 DMAIRED 038A - - - - - - - 0000 DMAIRED 038C - - - - - - - 0000 DMAIRED 038C - - - - - - 0000 0000 DMAIRED 038G - - - - - - 00000 0	DMA0REQ	0382	FORCE	—	—	_	_	_	_	_	_				IRQSEL<6:0	>			0000
DMAQPAD 038 CNT-9.0> 00000 0000 0000 <t< td=""><td>DMA0STA</td><td>0384</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>S</td><td>STA<15:0></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0000</td></t<>	DMA0STA	0384								S	STA<15:0>								0000
DMAQCNT 088A Image: Margeneric	DMA0STB	0386								S	STB<15:0>								0000
DMAICON 038C CHEN SIZE DIR HALF NULLW - - - AMODE<1:0> - - MODE<1:0> 0000 DMAISTA 0380 - - - - - 0300 - 0000	DMA0PAD	0388								F	AD<15:0>								0000
DMAIREQ 038 FORCE - - - - - RQSEL<60.> 0000 DMAISTB 0390 - - - STA-150.> 0000 DMAISTB 0390 - - - - 0000 DMAISTB 0390 - - - - 0000 DMAISTB 0393 - - - - 0000 DMAISTB 0394 - - - - AMODE 0000 DMAISTB 0396 CHEN SIZE DIR HALF NULW - - - AMODE - MODE 0000 DMA2STD 0396 - - - - AMODE - 0000 DMA2STD 0340 - - - - AMODE - 0000 DMA2STD 0340 - - - - AMODE - 0000 DMA	DMA0CNT	038A	—	_	_	_	—	_					CN	Г<9:0>					0000
DMA1STA 0380 0380 V STA-15.0> 0000 DMA1STA 0380 V STA-15.0> 0000 0000 DMA1STA 0384 - - - STA-15.0> 0000 DMA1STA 0384 - - - - - 0000 DMA1STA 0386 - - - - - - 0000 DMA1STA 0386 - - - - - - 0000 DMA2CD 0386 AFORCE - - - - - AMODE 0000 0000 DMA2STA 0390 - - - - - - 0000 0000 DMA2STA 0382 - - - - - - 0000 0000 0000 00000 00000 00000 00000 00000 00000 00000 00000 00000 00000 00000 00000 00000 00000 00000 00000 00000 00000 00000 <	DMA1CON	038C	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	—	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA1STB 0392 STB<15.0> 0000 DMA1STB 0394 - - - - 0000 DMA1CNT 0396 - - - - - 0000 DMA2CON 0398 CHEN SIZE DIR HALF NULLW - - - AMODE<1.0> - - MODE 0000 DMA2STB 0390 FORCE - - - - AMODE - 0000 DMA2STB 0390 FORCE - - - - AMODE 0000 DMA2STB 0300 - - - - - 0000 DMA2STB 0340 FORCE - - - - 0000 DMA2STB 0340 FORCE - - - - - 0000 DMA3STB 03A0 STE DIR HALF NULLW - - - MODE IRQSEL<60> 0000 DMA3STB 03A6 FORCE - -	DMA1REQ	038E	FORCE	_	_	_	—	_	_	_	_				IRQSEL<6:0	>			0000
DMA1PAD0394040000DMA2CO0398CHSIZEDIRHALNULLWAMODE(1:0)0000DMA2CO0394FORCEDIRHALNULLWAMODE(1:0)0000DMA2TA0394FORCEDIRAMODE(1:0)-00000DMA2TA0396FORCE00000000DMA2TA0396S00000000DMA2TA039200000000DMA2TA03920000DMA2TA0392AMODE(1:0)MODE(1:0)DMA2TA0392ORCERQSEL-6:0-0000DMA3TA0340AMODE(1:0)0000DMA3TA034000000000DMA3TA0340<	DMA1STA	0390								S	STA<15:0>								0000
DMA1CNT 0396 - - - - - - CNT<8.0> CNT<8.0> 0000 DMA2CN 0398 CHEN SIZE DR HALF NULLW - - - AMODE<1:0> - - MODE<1:0> 0000 0000 DMA2EN 0396 - - - - - - MODE<1:0> 0000 0000 DMA2STA 0396 - - - - - - 0000 0000 DMA2STA 0396 - - - - - 0000 0000 DMA2DN 0300 - - - - - DMA2DN 0300 - - MODE<1:0> - - MODE<1:0> 0000 0000 DMA3CN 0344 CHEN SIZE DIR HALF NULLW - - - CNT<9:0> - MODE<1:0> 0000 00000 00000	DMA1STB	0392								S	STB<15:0>								0000
DMA2CO 0398 CHEN SIZE DIR HALF NULLW - - - - AMODE - - MODE 0000 DMA2RED 0398 FORCE - - - - - - IRQSEL - 0000 0000 DMA2RED 0396 - - - - - - 0000 DMA2STE 0360 - - - - - 0000 0000 DMA2CNT 0342 - - - - - CNT<\$0:> - 0000 DMA3CNT 0342 - - - - - - 0000 0000 DMA3CNT 0342 CHEN SIZE DIR HALF NULLW - - - AMODE - - MODE 0000 DMA3RED 0346 FORCE - - - - - AMODE	DMA1PAD	0394								F	AD<15:0>								0000
DMA2RE00.994PORCEIRQSEL<6.0>0000DMA2STA039CSTA<15.0>0000DMA2DTA0300STB<15.0>0000DMA2DAT0300STB<15.0>0000DMA2DAT03420000DMA2CAT0342AMODE<1.0>0000DMA3CDA0344CHENSIZEDIRHALFNULLWAMODE<1.0>MODE<1.0>0000DMA3STA0346AMODE<1.0>MODE<1.0>0000DMA3STA0346AMODE<1.0>0000DMA3STA03460000DMA3STA03460000DMA3STA03460000DMA3STA03460000DMA4CON0346CHENSIZEDIRHALFNULLWROSEL </td <td>DMA1CNT</td> <td>0396</td> <td>—</td> <td colspan="15">CHEN SIZE DIR HALF NULLW AMODE<1:0> MODE<1:0</td> <td>0000</td>	DMA1CNT	0396	—	CHEN SIZE DIR HALF NULLW AMODE<1:0> MODE<1:0															0000
039C January 1500 0000 DMA2STB 039E January 1500 0000 DMA2CM 0300 January 1500 0000 DMA2CM 0304 CHEN SIZE DIR HALF NULLW 0000 DMA3CM 0306 GRCE 0 0 0000 AMODE 0000 DMA3CM 0308 January 1500 0 0 0000 0000 DMA3CM 0304 GRCE 0 0 0 0000 0000 DMA3STA 0304 January 1500 0 0 0000 0000 DMA3CM 0304 January 1500 0 0 0000 0000 DMA3FD 0304 January 1500 0 0 0 0000 DMA4CM 0380 GRCE 0 0 <t< td=""><td>DMA2CON</td><td>0398</td><td>CHEN</td><td>SIZE</td><td>DIR</td><td>HALF</td><td>NULLW</td><td>_</td><td>_</td><td>_</td><td>_</td><td>—</td><td>AMOD</td><td>E<1:0></td><td>_</td><td>_</td><td>MODE</td><td><1:0></td><td>0000</td></t<>	DMA2CON	0398	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	—	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA2STB0396037603800380038003800390 <t< td=""><td>DMA2REQ</td><td>039A</td><td>FORCE</td><td colspan="15">FORCE IRQSEL<6:0></td><td>0000</td></t<>	DMA2REQ	039A	FORCE	FORCE IRQSEL<6:0>															0000
DMA2PAD 03.0 03.0 00.00 DMA2CN 03.4 CHEN SIZE DIR HALF NULLW AMODE<1:0> MODE<1:0> 00.00 DMA3CN 03.44 CHEN SIZE DIR HALF NULLW AMODE<1:0> MODE<1:0> 00.00 DMA3CN 03.44 CHEN SIZE DIR HALF NULLW AMODE<1:0> MODE<1:0> 00.00 DMA3STA 03.48 CNT<-9:0> 00.00 DMA3CN 03.46 MODE<1:0> 00.00 DMA3CN 03.46 CNT-9:0> MODE<1:0> 00.00 00.00 DMA4CN 03.46 RQSEL-6:0> <t< td=""><td>DMA2STA</td><td>039C</td><td colspan="14">STA<15:0></td><td></td><td>0000</td></t<>	DMA2STA	039C	STA<15:0>															0000	
DMA2CN 03A2 - - - - - - - - - 000 DMA3CON 03A4 CHEN SIZE DIR HALF NULLW - - - - AMODE<1:0> - - MODE<1:0> 000 0000 DMA3RE 03A6 FORCE - - - - - - AMODE<1:0> - MODE<1:0> 0000 DMA3RE 03A6 FORCE - - - - - - - 0000 DMA3RE 03A6 - - - - - - 0000 DMA3CN 03A6 - - - - - - 0000 DMA4CN 03A6 - - - - - - AMODE - - MODE 0000 DMA4CN 03B6 CHEN SIZE DIR HALF NULLW	DMA2STB	039E								S	STB<15:0>								0000
DMA3CON0344CHENSIZEDIRHALFNULLWAMODE<1:0>MODE<1:0>000DMA3REQ0366FORCE000DMA3STA03480344000DMA3STB03A603A703A703A7000DMA3CNT03A6000DMA3CNT03A6000DMA3CNT03A6000DMA3CNT03A6000DMA3CNT03A6000DMA3CNT03A6000DMA3CNT03A60000DMA4CN03B6FORCE0000DMA4CN03B60000DMA4FD03B60000DMA4FD03B6 <td< td=""><td>DMA2PAD</td><td>03A0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>F</td><td>AD<15:0></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0000</td></td<>	DMA2PAD	03A0								F	AD<15:0>								0000
DMAREQ 03A6 FORCE - - - - - - IRQSEL<6:0> 0000 DMASTA 03A8 - - - - - 0000 DMASTA 03A8 - - - - STA<15:0> 0000 DMASTB 03A0 - - - - STB<15:0> 0000 DMASTA 03A6 - - - - - 0000 DMASTA 03A6 - - - - PAD<15:0> 0000 DMAACON 03B0 CHEN SIZE DIR HALF NULLW - - - AMODE - - MODE 0000 DMA4CO 03B0 CHEN SIZE DIR HALF NULLW - - - AMODE - - MODE 0000 DMA4STA 03B4 - - - - - - FORCE - - 0000 DMA4STA 03B4 - - <td< td=""><td>DMA2CNT</td><td>03A2</td><td>—</td><td>—</td><td>_</td><td>_</td><td>—</td><td> </td><td></td><td></td><td></td><td></td><td>CN</td><td>Г<9:0></td><td></td><td></td><td></td><td></td><td>0000</td></td<>	DMA2CNT	03A2	—	—	_	_	—						CN	Г<9:0>					0000
DMA3STA 03A8 STA STA 0000 DMA3STB 03AA STB STB STB 0000 DMA3PAD 03AC PAD PAD PAD 0000 DMA3CNT 03AE - - - - PAD - 0000 DMA3CNT 03AE - - - - PAD - 0000 DMA4CON 03B0 CHEN SIZE DIR HALF NULLW - - - AMODE <	DMA3CON	03A4	CHEN	SIZE	DIR	HALF	NULLW		_	_	_	_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA3STB 03AA	DMA3REQ	03A6	FORCE	_	_	_	_		_	_	_				IRQSEL<6:0	>			0000
DMA3PAD 03AC	DMA3STA	03A8								S	STA<15:0>								0000
DMA3CNT 03AE CNT<9:0> MODE<1:0> 000 DMA4CON 03B0 CHEN SIZE DIR HALF NULLW AMODE<1:0> MODE<1:0> 0000 DMA4REQ 03B2 FORCE AMODE<1:0> 0000 DMA4STA 03B4 0000 DMA4STA 03B4 0000 DMA4STA 03B4 0000 DMA4STA 03B4 0000 DMA4STA 03B6 CNT<9:0> 0000 DMA4CON 03B6 CNT<9:0> 0000 DMA5CON 03BC CHEN SIZE DIR HALF NULLW AMODE<1:0> MODE<1:0>	DMA3STB	03AA								S	STB<15:0>								0000
DMA4CON 0380 CHEN SIZE DIR HALF NULLW - - - AMODE<1:0> - - MODE<1:0> 0000 DMA4REQ 0382 FORCE - - - - - - IRQSEL<6:0> 0000 DMA4STA 0384 - - - - - - IRQSEL<6:0> 0000 DMA4STA 0386 - - - - - - 0000 DMA4STB 0386 - - - - - 0000 DMA4STB 0386 - - - - - 0000 DMA4CNT 0388 - - - - - - 0000 DMA5CON 0386 CHEN SIZE DIR HALF NULLW - - - AMODE - - 0000 DMA5CON 0386 FORCE - -	DMA3PAD	03AC								F	AD<15:0>								0000
DMA4REQ 03B2 FORCE - - - - - IRQSEL<6:0> 0000 DMA4STA 03B4 - - - - - 0000 DMA4STA 03B4 - - STA<15:0> 0000 DMA4STB 03B6 - - - 0000 DMA4PAD 03B8 - - - 0000 DMA4CNT 03BA - - - - O0000 DMA5CON 03B6 - - - O O0000 DMA5CON 03B6 FORCE DIR HALF NULLW - - - AMODE - - MODE 0000 DMA5REQ 03B6 FORCE - - - - - IRQSEL<6:0> 0000 DMA5STA 03C0 - - - - - IRQSEL<6:0> 0000 DMA5STB 03C2 - - - - - -	DMA3CNT	03AE	_	—	_	—	_						CN	Г<9:0>					0000
DMA4STA 03B4 STA<15:0> STA<15:0> 0000 DMA4STB 03B6 STA<15:0> STB<15:0> 0000 DMA4PAD 03B8 STB<15:0> STB<15:0> 0000 DMA4PAD 03B8 STB<15:0> STB<15:0> 0000 DMA4PAD 03B8 STB<15:0> STB<15:0> 0000 DMA4CNT 03BA O O O O O O 0000 DMA5CON 03BC CHEN SIZE DIR HALF NULLW O	DMA4CON	03B0	CHEN	SIZE	DIR	HALF	NULLW		—	—	_	_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA4STB 03B6	DMA4REQ	03B2	FORCE	—	_	—	_		—	—	_				IRQSEL<6:0	>			0000
DMA4PAD 03B8	DMA4STA	03B4								S	STA<15:0>								0000
DMA4CNT 03BA CNT<9:0> 000 DMA5CON 03BC CHEN SIZE DIR HALF NULLW - AMODE<1:0> - MODE<1:0> 000 000 DMA5CON 03BE FORCE - AMODE<1:0> MODE<1:0> 000 000 DMA5REQ 03BE FORCE AMODE<1:0> MODE<1:0> 000 000 DMA5STA 03C0 E 000 DMA5STA 03C2 E 000	DMA4STB	03B6								S	STB<15:0>								0000
DMA5CON 03BC CHEN SIZE DIR HALF NULLW - - - AMODE<1:0> - - MODE<1:0> 0000 DMA5REQ 03BE FORCE - - - - - - - MODE<1:0> 0000 DMA5REQ 03BE FORCE - - - - - IRQSEL<6:0> 0000 DMA5STA 03C0 - - - - - - 0000 DMA5STB 03C2 - - - - STB<15:0> 5 0000	DMA4PAD	03B8								F	AD<15:0>								0000
DMASREQ 03BE FORCE — — — — — — IRQSEL<6:0> 0000 DMASSTA 03C0	DMA4CNT	03BA	_	—	_	—	_						CN	Г<9:0>					0000
DMA5STA 03C0 STA<15:0> 0000 DMA5STB 03C2 STB<15:0> 0000	DMA5CON	03BC	CHEN	SIZE	DIR	HALF	NULLW		_	_	_		AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA5STB 03C2 STB<15:0> 0000	DMA5REQ	03BE	FORCE	_	_	_	_	_	—	—	_				IRQSEL<6:0	>			0000
	DMA5STA	03C0								S	STA<15:0>								0000
Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	DMA5STB	03C2								S	STB<15:0>								0000
	Legend:	— = ur	nimplement	ed, read as	s '0'. Reset	values are	shown in he	xadecimal.											

TABLE 4-15: DMA REGISTER MAP (CONTINUED)

	-				\	-	/		· · · · · · · · · · · · · · · · · · ·									r
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA5PAD	03C4								P	AD<15:0>								0000
DMA5CNT	03C6	_	_	_	_	—	_					CNT	<9:0>					0000
DMA6CON	03C8	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA6REQ	03CA	FORCE	_	_	_	—	_	_	_	_			I	RQSEL<6:0:	>			0000
DMA6STA	03CC								S	TA<15:0>								0000
DMA6STB	03CE		STB<15:0> PAD<15:0>														0000	
DMA6PAD	03D0																0000	
DMA6CNT	03D2	_	_	_	_	_	_					CNT	<9:0>					0000
DMA7CON	03D4	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMOD	E<1:0>	_	_	MODE	<1:0>	0000
DMA7REQ	03D6	FORCE	_	_	_	_	_	_	_	_			I	RQSEL<6:0:	>			0000
DMA7STA	03D8								S	TA<15:0>								0000
DMA7STB	03DA								S	TB<15:0>								0000
DMA7PAD	03DC								P	AD<15:0>								0000
DMA7CNT	03DE	_	_	_	_	_	_					CNT	<9:0>					0000
DMACS0	03E0	PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0	XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0	0000
DMACS1	03E2	_														0000		
DSADR	03E4								DS	ADR<15:0>								0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-16: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 OR 1 (FOR PIC24HJ128GP502/504 AND PIC24HJ64GP502/504)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1CTRL1	0400	_	_	CSIDL	ABAT	—	R	EQOP<2:0	>	OPN	/IODE<2:0:	>	_	CANCAP	—	—	WIN	0480
C1CTRL2	0402		_	_	_	_	_	_	_	_	_	—		DI	NCNT<4:0:	>		0000
C1VEC	0404		_	_		F	ILHIT<4:0>			_			ŀ	CODE<6:0>	>			0000
C1FCTRL	0406	D	MABS<2:0	<	_	_	_	_	—	—	_	—			FSA<4:0>			0000
C1FIFO	0408	_	—			FBP<	5:0>			—	_			FNRB	<5:0>			0000
C1INTF	040A	_	_	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	—	FIFOIF	RBOVIF	RBIF	TBIF	0000
C1INTE	040C	_	_	_	—	_	_	_	_	IVRIE	WAKIE	ERRIE	_	FIFOIE	RBOVIE	RBIE	TBIE	0000
C1EC	040E				TERRCN	T<7:0>							RERRCN	Γ<7:0>				0000
C1CFG1	0410	-	—	_	_	_	_	_	_	SJW<1	:0>			BRP<	:5:0>			0000
C1CFG2	0412	_	WAKFIL	_	—	_	SE	G2PH<2:()>	SEG2PHTS	SAM	SI	EG1PH<2:	0>	P	RSEG<2:0)>	0000
C1FEN1	0414	FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8	FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0	FFFF
C1FMSKSEL1	0418	F7MSk	<1:0>	F6MSł	<<1:0>	F5MS	K<1:0>	F4MS	K<1:0>	F3MSK<	:1:0>	F2MSK	<1:0>	F1MSk	<1:0>	F0MSI	< <1:0>	0000
C1FMSKSEL2	041A	F15MS	K<1:0>	F14MS	K<1:0>	F13MS	K<1:0>	F12MS	SK<1:0>	F11MSK-	<1:0>	F10MS	K<1:0>	F9MSk	<<1:0>	F8MSI	<<1:0>	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-17: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 (FOR PIC24HJ128GP502/504 AND PIC24HJ64GP502/504)

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	, Bit 1	Bit 0	All
The Hume	/ aa	Dic io	5	Dir io	Dit 12	BRTT	Dic io	Bitt	Bito	Biti	Bitt	Bitto	DR 4	Bitto	DR 2	Dit i	BRU	Resets
	0400- 041E							See	e definition	when WIN	= x							
C1RXFUL1	0420	RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8	RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0	0000
C1RXFUL2	0422	RXFUL31	RXFUL30	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24	RXFUL23	RXFUL22	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16	0000
C1RXOVF1	0428	RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	0000
C1RXOVF2	042A	RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24	RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16	0000
C1TR01CON	0430	TXEN1	TXABT1	TXLARB1	TXERR1	TXREQ1	RTREN1	TX1PF	RI<1:0>	TXEN0	TXABT0	TXLARB0	TXERR0	TXREQ0	RTREN0	TX0PF	RI<1:0>	0000
C1TR23CON	0432	TXEN3	TXABT3	TXLARB3	TXERR3	TXREQ3	RTREN3	TX3PF	RI<1:0>	TXEN2	TXABT2	TXLARB2	TXERR2	TXREQ2	RTREN2	TX2PF	RI<1:0>	0000
C1TR45CON	0434	TXEN5	TXABT5	TXLARB5	TXERR5	TXREQ5	RTREN5	TX5PF	RI<1:0>	TXEN4	TXABT4	TXLARB4	TXERR4	TXREQ4	RTREN4	TX4PF	RI<1:0>	0000
C1TR67CON	0436	TXEN7	TXABT7	TXLARB7	TXERR7	TXREQ7	RTREN7	RTREN7 TX7PRI<1:0> TXEN6 TXABT6 TXLARB6 TXER6 TXER6 RTREN6 TX6PRI<1:0>								RI<1:0>	0000	
C1RXD	0440	Received Data Word xx												xxxx				
C1TXD	0442	Transmit Data Word xx												xxxx				

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
	0400- 041E								See definit	tion when V	/IN = x							
C1BUFPNT1	0420		F3BF	?<3:0>			F2BF	?<3:0>			F1BP	<3:0>			F0BP	<3:0>		0000
C1BUFPNT2	0422		F7BF	?<3:0>			F6BF	?<3:0>			F5BP	<3:0>			F4BP	<3:0>		0000
C1BUFPNT3	0424		F11B	><3:0>			F10B	P<3:0>			F9BP	<3:0>			F8BP	<3:0>		0000
C1BUFPNT4	0426		F15Bl	> <3:0>			F14B	P<3:0>			F13BF	°<3:0>			F12BF	?<3:0>		0000
C1RXM0SID	0430				SID<	10:3>					SID<2:0>		—	MIDE	—	EID<	17:16>	xxxx
C1RXM0EID	0432				EID<	15:8>							EID<	7:0>				xxxx
C1RXM1SID	0434				SID<	10:3>					SID<2:0>		_	MIDE	_	EID<	17:16>	xxxx
C1RXM1EID	0436				EID<	15:8>							EID<	7:0>				xxxx
C1RXM2SID	0438				SID<	10:3>					SID<2:0>		—	MIDE		EID<	17:16>	xxxx
C1RXM2EID	043A				EID<	15:8>							EID<	7:0>				xxxx
C1RXF0SID	0440				SID<	10:3>					SID<2:0>		—	EXIDE		EID<	17:16>	xxxx
C1RXF0EID	0442				EID<	15:8>							EID<	7:0>				xxxx
C1RXF1SID	0444				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C1RXF1EID	0446				EID<	15:8>							EID<	7:0>				xxxx
C1RXF2SID	0448				SID<	10:3>					SID<2:0>			EXIDE	—	EID<	17:16>	xxxx
C1RXF2EID	044A				EID<	15:8>							EID<	7:0>		1		xxxx
C1RXF3SID	044C				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C1RXF3EID	044E				EID<	15:8>							EID<	7:0>				xxxx
C1RXF4SID	0450				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C1RXF4EID	0452					15:8>							EID<	1		1		xxxx
C1RXF5SID	0454					10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	xxxx
C1RXF5EID	0456					15:8>							EID<	-				XXXX
C1RXF6SID	0458					10:3>					SID<2:0>			EXIDE	—	EID<	17:16>	XXXX
C1RXF6EID	045A					15:8>							EID<	-		1		XXXX
C1RXF7SID	045C					10:3>					SID<2:0>			EXIDE	—	EID<	17:16>	XXXX
C1RXF7EID	045E					15:8>							EID<			1		XXXX
C1RXF8SID	0460					10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	XXXX
C1RXF8EID	0462					15:8>							EID<					XXXX
C1RXF9SID	0464					10:3>					SID<2:0>			EXIDE	—	EID<	17:16>	XXXX
C1RXF9EID	0466					15:8>							EID<	1				XXXX
C1RXF10SID	0468					10:3>					SID<2:0>		—	EXIDE	—	EID<	17:16>	XXXX
C1RXF10EID	046A				EID<	15:8>							EID<	7:0>				XXXX

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

TABLE 4-18: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1 (FOR PIC24HJ128GP502/504 AND PIC24HJ64GP502/504)

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS70293F-page 42

TABLE 4-1	8: E(EGIST	ER MA		N C1C	RL1.W	IN = 1	(FOR PI	C24HJ1	28GP50	2/504 AI	ND PIC2	4HJ64G	P502/50	J4) (CO	NIINUE	:D)
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1RXF11SID	046C				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<1	7:16>	xxxx
C1RXF11EID	046E				EID<	15:8>							EID<	7:0>				xxxx
C1RXF12SID	0470				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<1	7:16>	xxxx
C1RXF12EID	0472				EID<	15:8>							EID<	7:0>				xxxx
C1RXF13SID	0474				SID<	10:3>					SID<2:0>		_	EXIDE	_	EID<1	7:16>	xxxx
C1RXF13EID	0476				EID<	15:8>							EID<	7:0>				xxxx
C1RXF14SID	0478				SID<	10:3>					SID<2:0>		_	EXIDE	_	EID<1	7:16>	xxxx
C1RXF14EID	047A				EID<	15:8>							EID<	7:0>				xxxx
C1RXF15SID	047C				SID<	10:3>					SID<2:0>		—	EXIDE	—	EID<1	7:16>	xxxx
C1RXF15EID	047E				EID<	15:8>							EID<	7:0>				xxxx

A (FOR DIODALL MARCHERA) (FOA AND DIODALL ICAODERA/(FOA) (CONTINUED)

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-19: PERIPHERAL PIN SELECT INPUT REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	0680	—	_	_			INT1R<4:0>			_	_	_			—	—		1F00
RPINR1	0682		١	_	—		_		_			-			INT2R<4:0	>		001F
RPINR3	0686	_		_			T3CKR<4:0>			_	_	_			T2CKR<4:0	>		1F1F
RPINR4	0688		_	_			T5CKR<4:0>			-	_				T4CKR<4:0	>		1F1F
RPINR7	068E		_	_			IC2R<4:0>				-				IC1R<4:0>			1F1F
RPINR10	0694	_	_	_			IC8R<4:0>			_	_	_			IC7R<4:0>			1F1F
RPINR11	0696		_	_	_	_	_	_	_		-				OCFAR<4:0)>		001F
RPINR18	06A4	-	_	_			U1CTSR<4:0:	>		-	_				U1RXR<4:0)>		1F1F
RPINR19	06A6		_	_			U2CTSR<4:0:	>			-				U2RXR<4:0)>		1F1F
RPINR20	06A8		_	_			SCK1R<4:0>				-				SDI1R<4:0	>		1F1F
RPINR21	06AA		_	_	_	-	_	-	_		_				SS1R<4:0;	>		001F
RPINR22	06AC	-	_	_			SCK2R<4:0>			-	_				SDI2R<4:0	>		1F1F
RPINR23	06AE	_	_	_	_	-	_	_	—	_	_	_		_	SS2R<4:0;	>	_	001F
RPINR26 ⁽¹⁾	06B4	_	_	_	_	-	_	_	—	_	_	_			C1RXR<4:0	>		001F

Legend:

DS70293F-page 43

end: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is present for PIC24HJ128GP502/504 and PIC24HJ64GP502/504 devices only.

TABLE 4-20:PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR PIC24HJ128GP202/502, PIC24HJ64GP202/502 AND
PIC24HJ32GP302

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06C0	—	_	-			RP1R<4:0>	•		_	—	—			RP0R<4:0>			0000
RPOR1	06C2	_	_				RP3R<4:0>	•		_	—	_			RP2R<4:0>			0000
RPOR2	06C4	_	_	_			RP5R<4:0>	•		_	_	_			RP4R<4:0>			0000
RPOR3	06C6	_	_	_			RP7R<4:0>	•		_	_	_			RP6R<4:0>			0000
RPOR4	06C8	_	_	_			RP9R<4:0>	•		_	_	_			RP8R<4:0>			0000
RPOR5	06CA	_	_	_			RP11R<4:0	>		_	_	_			RP10R<4:0>			0000
RPOR6	06CC	_	_				RP13R<4:0	>		_	—	_			RP12R<4:0>			0000
RPOR7	06CE	_	_				RP15R<4:0	>		_	_	_			RP14R<4:0>			0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-21:PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR PIC24HJ128GP204/504, PIC24HJ64GP204/504 AND
PIC24HJ32GP304

			100201	•••														
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06C0	_	_	—			RP1R<4:0>	,		—	_	_			RP0R<4:0>			0000
RPOR1	06C2	_		_			RP3R<4:0>	`		_	_	_			RP2R<4:0>			0000
RPOR2	06C4	_		_			RP5R<4:0>	`		_	_	_			RP4R<4:0>			0000
RPOR3	06C6	_		_			RP7R<4:0>	`		_	_	_			RP6R<4:0>			0000
RPOR4	06C8		_				RP9R<4:0>	•		_		_			RP8R<4:0>			0000
RPOR5	06CA		_				RP11R<4:0	>		_		_			RP10R<4:0>			0000
RPOR6	06CC		_				RP13R<4:0	>		_		_			RP12R<4:0>			0000
RPOR7	06CE	_	_	_			RP15R<4:0	>		_	_	_			RP14R<4:0>			0000
RPOR8	06D0	_		_			RP17R<4:0	>		_	_	_			RP16R<4:0>			0000
RPOR9	06D2	_		_			RP19R<4:0	>		_	_	_			RP18R<4:0>			0000
RPOR10	06D4		_				RP21R<4:0	>		_		_			RP20R<4:0>			0000
RPOR11	06D6		_	_			RP23R<4:0	>		_	-	_			RP22R<4:0>			0000
RPOR12	06D8	_	_	_			RP25R<4:0	>		_	_	—			RP24R<4:0>			0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-22:PARALLEL MASTER/SLAVE PORT REGISTER MAP FOR PIC24HPIC24HJ128GP202/502, PIC24HJ64GP202/502 AND
PIC24HJ32GP302

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10											
DMDEN	- PSIDL ADRMUX<1:0> PTBEEN PTWREN PTRDEN CSF1 CSF0 ALP - CS1P BEP WRSP RDSP C														Bit 0	All Resets
PMPEN	—	PSIDL	ADRMU	IX<1:0>	PTBEEN	PTWREN	PTRDEN	CSF1	CSF0	ALP	_	CS1P	BEP	WRSP	RDSP	0000
BUSY	IRQM	<1:0>	INCM	<1:0>	MODE16	MODE	<1:0>	WAITE	8<1:0>		WAITN	/<3:0>		WAITE	<1:0>	0000
ADDR15	DDR15 CS1 ADDR<13:0>															0000
	Parallel Port Data Out Register 1 (Buffers 0 and 1)															0000
					Р	arallel Port [Data Out Reg	gister 2 (Buff	ers 2 and 3)							0000
					F	Parallel Port	Data In Reg	ister 1 (Buffe	ers 0 and 1)							0000
					F	Parallel Port	Data In Reg	ister 2 (Buffe	ers 2 and 3)							0000
—	PTEN14	_	_	_	_	_	_	—	_	_	—	—	—	PTEN	<1:0>	0000
IBF	IBOV	_	_	IB3F	IB2F	IB1F	IB0F	OBE	OBUF	_	—	OB3E	OB2E	OB1E	OB0E	008F
	BUSY ADDR15	BUSY IRQM ADDR15 CS1	BUSY IRQM<1:0> ADDR15 CS1	BUSY IRQM<1:0> INCM ADDR15 CS1	BUSY IRQM<1:0> INCM<1:0> ADDR15 CS1	BUSY IRQM<1:0> INCM<1:0> MODE16 ADDR15 CS1 P	BUSY IRQM<1:0> INCM<1:0> MODE16 MODE ADDR15 CS1	BUSY IRQM<1:0> INCM<1:0> MODE16 MODE<1:0> ADDR15 CS1	BUSY IRQM<1:0> INCM<1:0> MODE16 MODE MODE MODE ADDR15 CS1 ADDR ADDR ADDR ADDR ADDR INCM<1:0> WAITE ADDR ADDR ADDR ADDR ADDR INCM<1:0> Parallel Port Data Out Register 1 (Buff Parallel Port Data In Register 2 (Buff Parallel Port Data In Register 1 (Buffe Parallel Port Data In Register 2 (Buffee Parallel Port Data In Register 2 (Buffee <t< td=""><td>BUSY IRQM<1:0> INCM<1:0> MODE16 MODE<1:0> WAITB<1:0> ADDR15 CS1 ADDR ADDR</td><td>BUSY IRQM<1:0> INCM<1:0> MODE16 MODE<1:0> WAITB<1:0> ADDR15 CS1 ADDR ADDR ADDR<13:0> Parallel Port Data Out Register 1 (Buffers 0 and 1) Parallel Port Data Out Register 2 (Buffers 2 and 3) Parallel Port Data In Register 1 (Buffers 0 and 1) Parallel Port Data In Register 1 (Buffers 0 and 1) Parallel Port Data In Register 2 (Buffers 2 and 3) OCCUPATION OF THE NIA - PTEN14 - <</td><td>BUSY IRQM<1:0> INCM<1:0> MODE16 MODE<1:0> WAITB<1:0> WAITB ADDR15 CS1 ADDR <td< td=""><td>BUSY IRQM<1:0> INCM<1:0> MODE16 MODE<1:0> WAITB<1:0> WAITM<3:0> ADDR15 CS1 </td><td>BUSY IRQM<1:0> INCM<1:0> MODE16 MODE<1:0> WAITB<1:0> WAITM<3:0> ADDR15 CS1 ADDR ADDR<13:0> ADDR<13:0> ADDR ADDR<13:0> ADDR INCM<1:0> WAITM<2:0> ADDR INCM<1:0> MODE16 MODE MODE ADDR ADDR INCM<1:0> WAITM<2:0> ADDR INCM<1:0> INCM<1:0> ADDR INCM<1:0> INCM<1:0> INCM<1:0> INCM<1:0> ADDR INCM<1:0> INCM<1:0></td><td>BUSY IRQM<1:0> INCM<1:0> MODE16 MODE<1:0> WAITB<1:0> WAITM<3:0> WAITM<3:0> ADDR15 CS1 ADDR<13:0> ADDR<13:0> Parallel Port Data Out Register 1 (Buffers 0 and 1) Parallel Port Data Out Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 0 and 1) Parallel Port Data In Register 2 (Buffers 0 and 1) Parallel Port Data In Register 2 (Buffers 0 and 1) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 0 and 1) Pa</td><td>BUSYIRQM<1:0>INCM<1:0>MODE16MODE<1:0>WAITB<1:0>WAITM<3:0>WAITT<1:0>ADDR15CS1</td></td<></td></t<>	BUSY IRQM<1:0> INCM<1:0> MODE16 MODE<1:0> WAITB<1:0> ADDR15 CS1 ADDR ADDR	BUSY IRQM<1:0> INCM<1:0> MODE16 MODE<1:0> WAITB<1:0> ADDR15 CS1 ADDR ADDR ADDR<13:0> Parallel Port Data Out Register 1 (Buffers 0 and 1) Parallel Port Data Out Register 2 (Buffers 2 and 3) Parallel Port Data In Register 1 (Buffers 0 and 1) Parallel Port Data In Register 1 (Buffers 0 and 1) Parallel Port Data In Register 2 (Buffers 2 and 3) OCCUPATION OF THE NIA - PTEN14 - <	BUSY IRQM<1:0> INCM<1:0> MODE16 MODE<1:0> WAITB<1:0> WAITB ADDR15 CS1 ADDR ADDR <td< td=""><td>BUSY IRQM<1:0> INCM<1:0> MODE16 MODE<1:0> WAITB<1:0> WAITM<3:0> ADDR15 CS1 </td><td>BUSY IRQM<1:0> INCM<1:0> MODE16 MODE<1:0> WAITB<1:0> WAITM<3:0> ADDR15 CS1 ADDR ADDR<13:0> ADDR<13:0> ADDR ADDR<13:0> ADDR INCM<1:0> WAITM<2:0> ADDR INCM<1:0> MODE16 MODE MODE ADDR ADDR INCM<1:0> WAITM<2:0> ADDR INCM<1:0> INCM<1:0> ADDR INCM<1:0> INCM<1:0> INCM<1:0> INCM<1:0> ADDR INCM<1:0> INCM<1:0></td><td>BUSY IRQM<1:0> INCM<1:0> MODE16 MODE<1:0> WAITB<1:0> WAITM<3:0> WAITM<3:0> ADDR15 CS1 ADDR<13:0> ADDR<13:0> Parallel Port Data Out Register 1 (Buffers 0 and 1) Parallel Port Data Out Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 0 and 1) Parallel Port Data In Register 2 (Buffers 0 and 1) Parallel Port Data In Register 2 (Buffers 0 and 1) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 0 and 1) Pa</td><td>BUSYIRQM<1:0>INCM<1:0>MODE16MODE<1:0>WAITB<1:0>WAITM<3:0>WAITT<1:0>ADDR15CS1</td></td<>	BUSY IRQM<1:0> INCM<1:0> MODE16 MODE<1:0> WAITB<1:0> WAITM<3:0> ADDR15 CS1	BUSY IRQM<1:0> INCM<1:0> MODE16 MODE<1:0> WAITB<1:0> WAITM<3:0> ADDR15 CS1 ADDR ADDR<13:0> ADDR<13:0> ADDR ADDR<13:0> ADDR INCM<1:0> WAITM<2:0> ADDR INCM<1:0> MODE16 MODE MODE ADDR ADDR INCM<1:0> WAITM<2:0> ADDR INCM<1:0> INCM<1:0> ADDR INCM<1:0> INCM<1:0> INCM<1:0> INCM<1:0> ADDR INCM<1:0> INCM<1:0>	BUSY IRQM<1:0> INCM<1:0> MODE16 MODE<1:0> WAITB<1:0> WAITM<3:0> WAITM<3:0> ADDR15 CS1 ADDR<13:0> ADDR<13:0> Parallel Port Data Out Register 1 (Buffers 0 and 1) Parallel Port Data Out Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 0 and 1) Parallel Port Data In Register 2 (Buffers 0 and 1) Parallel Port Data In Register 2 (Buffers 0 and 1) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 2 and 3) Parallel Port Data In Register 2 (Buffers 0 and 1) Pa	BUSYIRQM<1:0>INCM<1:0>MODE16MODE<1:0>WAITB<1:0>WAITM<3:0>WAITT<1:0>ADDR15CS1

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-23: PARALLEL MASTER/SLAVE PORT REGISTER MAP FOR PIC24HJ128GP204/504, PIC24HJ64GP204/504 AND PIC24HJ32GP304

	-					-				-		,				-		
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMCON	0600	PMPEN	—	PSIDL	ADRML	JX<1:0>	PTBEEN	PTWREN	PTRDEN	CSF1	CSF0	ALP	—	CS1P	BEP	WRSP	RDSP	0000
PMMODE	0602	BUSY	IRQM	<1:0>	INCM	<1:0>	MODE16	MODE	<1:0>	WAITE	3<1:0>		WAITM	/<3:0>		WAITE	<1:0>	0000
PMADDR	0004	ADDR15	CS1															0000
PMDOUT1	0604		ADDR<13:0> Parallel Port Data Out Register 1 (Buffers 0 and 1)														0000	
PMDOUT2	0606						P	arallel Port I	Data Out Reg	gister 2 (Buff	ers 2 and 3)							0000
PMDIN1	0608						I	Parallel Port	Data In Reg	ister 1 (Buffe	ers 0 and 1)							0000
PMPDIN2	060A						I	Parallel Port	Data In Reg	ister 2 (Buffe	ers 2 and 3)							0000
PMAEN	060C	_	PTEN14	_	_	_					F	PTEN<10:0:	>					0000
PMSTAT	060E	IBF	IBOV	_		IB3F	IB2F	IB1F	IB0F	OBE	OBUF		_	OB3E	OB2E	OB1E	OB0E	008F

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-24: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ALRMVAL	0620						Alar	m Value Regis	ster Window b	ased on AP	TR<1:0>							xxxx
ALCFGRPT	0622	ALRMEN	LRMEN CHIME AMASK<3:0> ALRMPTR<1:0> ARPT<7:0>														0000	
RTCVAL	0624		LRMEN CHIME AMASK<3:0> ALRMPTR<1:0> ARPT<7:0> RTCC Value Register Window based on RTCPTR<1:0>															xxxx
RCFGCAL	0626	RTCEN	_	RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPT	R<1:0>				CAL	<7:0>				0000
PADCFG1	02FC	—	_	—	_	—	_	_	—	_	—	_	—	_	_	RTSECSEL	PMPTTL	0000
Legend:	x = unkn	own value o	n Reset, —	- = unimplem	ented, read	as '0'. Rese	et values are	shown in he	xadecimal.									

TABLE 4-25: CRC REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CRCCON	0640	_																0000
CRCXOR	0642								X<1	5:0>								0000
CRCDAT	0644								CRC Data Ir	nput Registe	-							0000
CRCWDAT	0646								CRC Resi	ult Register								0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-26: DUAL COMPARATOR REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMCON	0630	CMIDL	_	C2EVT	C1EVT	C2EN	C1EN	C2OUTEN	C1OUTEN	C2OUT	C1OUT	C2INV	C1INV	C2NEG	C2POS	C1NEG	C1POS	0000
CVRCON	0632	_	_	_	_	_	_	_	_	CVREN	CVROE	CVRR	CVRSS		CVR-	<3:0>		0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-27: PORTA REGISTER MAP FOR PIC24HJ128GP202/502, PIC24HJ64GP202/502 AND PIC24HJ32GP302

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	_	—	-	-	—	_	_	—	-	_	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	001F
PORTA	02C2	-	-	-	-	—	_	_	-	_	_	-	RA4	RA3	RA2	RA1	RA0	xxxx
LATA	02C4		_			—			_		_		LATA4	LATA3	LATA2	LATA1	LATA0	xxxx
ODCA	02C6	-	_	-	-	_	-	-	—		_	-	_	-	_	-	_	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

© 2007-2011 Microchip Technology Inc.

TABLE 4-28: PORTA REGISTER MAP FOR PIC24HJ128GP204/504, PIC24HJ64GP204/504 AND PIC24HJ32GP304

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0		_	_			TRISA10	TRISA9	TRISA8	TRISA7		—	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	079F
PORTA	02C2		_	—	_		RA10	RA9	RA8	RA7		—	RA4	RA3	RA2	RA1	RA0	xxxx
LATA	02C4			—			LATA10	LATA9	LATA8	LATA7		_	LATA4	LATA3	LATA2	LATA1	LATA0	xxxx
ODCA	02C6			—			ODCA10	ODCA9	ODCA8	ODCA7		-			-		_	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-29: PORTB REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
PORTB	02CA	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
LATB	02CC	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx
ODCB	02CE	_	_	_	—	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5	_			-	-	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-30: PORTC REGISTER MAP FOR PIC24HJ128GP204/504, PIC24HJ64GP204/504 AND PIC24HJ32GP304

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC	02D0		_	—	-	_	-	TRISC9	TRISC8	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	03FF
PORTC	02D2	_	_	-	_	_	_	RC9	RC8	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx
LATC	02D4	_	_	-	_	_	_	LATC9	LATC8	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	xxxx
ODCC	02D6	_	_	-	_	_	_	ODCC9	ODCC8	ODCC7	ODCC6	ODCC5	ODCC4	ODCC3	-	-	_	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-31: SYSTEM CONTROL REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	_	—	—	—	CM	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	_{XXXX} (1)
OSCCON	0742			COSC<2	0>	_	N	OSC<2:0>		CLKLOCK	IOLOCK	LOCK	_	CF	_	LPOSCEN	OSWEN	₀₃₀₀ (2)
CLKDIV	0744	ROI		DOZE<2:	0>	DOZEN	FR	CDIV<2:0	>	PLLPOS	ST<1:0>	—		F	PLLPRE<4	4:0>		3040
PLLFBD	0746		_			—						P	LLDIV<8:0:	>				0030
OSCTUN	0748	-	_			—		— — — — TUN<5:0>							0000			

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values dependent on type of Reset.

2: OSCCON register Reset values dependent on the FOSC Configuration bits and by type of Reset.

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
BSRAM	0750	_	_			—			_	_			_	_	IW_BSR	IR_BSR	RL_BSR	0000
SSRAM	0752		_			_			_	_			_	_	IW_SSR	IR_SSR	RL_SSR	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is not present in devices with 32K Flash (PIC24HJ32GP302/304).

TABLE 4-33: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR	_	_	_	_	_	_	ERASE	_	_		NVMO	P<3:0>		0000
NVMKEY	0766		_	_	_	_	_	_	_				NVMKE	Y<7:0>				0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-34: PMD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD		—		I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD		C1MD	AD1MD	0000
PMD2	0772	IC8MD	IC7MD	_	_	_	_	IC2MD	IC1MD	_	_	_	_	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	-	_	_	-		CMPMD	RTCCMD	PMPMD	CRCMD	_	_	_	_	_	_	_	0000

Legend: x = unknown value on Reset, -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.2.6 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-5. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.


Note: A PC push during exception processing concatenates the SRL register to the MSb of the PC prior to the push.


The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word aligned.

Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap does not occur. The stack error trap occurs on a subsequent push operation. For example, to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value 0x1FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





4.2.7 DATA RAM PROTECTION FEATURE

The PIC24H product family supports Data RAM protection features that enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code when enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code when enabled. See Table 4-1 for an overview of the BSRAM and SSRAM SFRs.

4.3 Instruction Addressing Modes

The addressing modes shown in Table 4-35 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

4.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (near data space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

4.3.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2 where:

Operand 1 is always a working register (that is, the addressing mode can only be register direct), which is referred to as Wb.

Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

TABLE 4-35: FUNDAMENTAL ADDRESSING MODES SUPPORTED

4.3.3 MOVE (MOV) INSTRUCTION

Move instructions provide a greater degree of addressing flexibility than other instructions. In addition to the Addressing modes supported by most MCU instructions, MOV instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the addressing
	mode specified in the instruction can differ
	for the source and destination EA.
	However, the 4-bit Wb (Register Offset)
	field is shared by both source and
	destination (but typically only used by
	one).

In summary, the following addressing modes are supported by move instructions:

- Register Direct
- · Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- · Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note:	Not	all	instructions	support	all	the
	addr	essir	ng modes give	n above. I	ndivi	dual
	instru	uctio	ns may suppo	rt differen	t sub	sets
	of the	ese a	addressing mo	odes.		

4.3.4 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

4.4 Interfacing Program and Data Memory Spaces

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 architecture uses a 24-bit-wide program space and a 16-bit-wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. The application can only access the least significant word of the program word.

4.4.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit (MSb) of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the MSb of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.

Table 4-36 and Figure 4-6 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, and D<15:0> refers to a data space word.

	Access	Program Space Address								
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>				
Instruction Access	User	0	PC<22:1> 0							
(Code Execution)		0xx xxxx xxxx xxxx xxxx xxx0								
TBLRD/TBLWT	User	TB	LPAG<7:0>	Data EA<15:0>						
(Byte/Word Read/Write)		0xxx xxxx xxxx xxxx xxxx								
	Configuration	TB	LPAG<7:0>	Data EA<15:0>						
		1	xxx xxxx	xxxx x	xxxx xxxx xxxx xxxx					
Program Space Visibility	User	0	PSVPAG<7	2:0> Data EA<14:0> ⁽¹⁾						
(Block Remap/Read)		0	xxxx xxxx	XXX XXXX XXXX XXXX						

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.




FIGURE 4-6: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION

2: Table operations are not required to be word aligned. Table read operations are permitted in the configuration memory space.

4.4.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit wide word address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space that contains the least significant data word. TBLRDH and TBLWTH access the space that contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

- TBLRDL (Table Read Low):
 - In Word mode, this instruction maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).

- In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.
- TBLRDH (Table Read High):
 - In Word mode, this instruction maps the entire upper word of a program address (P<23:16>) to a data address. The 'phantom' byte (D<15:8>), is always '0'.
 - In Byte mode, this instruction maps the upper or lower byte of the program word to D<7:0> of the data address, in the TBLRDL instruction. The data is always '0' when the upper 'phantom' byte is selected (Byte Select = 1).

Similarly, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user application and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.




FIGURE 4-7: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

4.4.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions, such as TBLRDL/TBLRDH.

Program space access through the data space occurs if the MSb of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address 0x8000 and higher maps directly into a corresponding program memory address (see Figure 4-8), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note:	PSV access is temporarily disabled during
	table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, and are executed inside a REPEAT loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- Execution in the first iteration
- Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop allows the instruction using PSV to access data, to execute in a single cycle.




FIGURE 4-8: PROGRAM SPACE VISIBILITY OPERATION

5.0 FLASH PROGRAM MEMORY

- **Note 1:** This data sheet summarizes the features the PIC24HJ32GP302/304. of PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 5. Flash Programming" (DS70191) of the "dsPIC33F/PIC24H Family Reference Manual', which is available from the Microchip website (www.microchip.com). 2: Some registers and associated bits
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming[™] (ICSP[™]) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGEC1/PGED1, PGEC2/PGED2 or PGEC3/PGED3), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user application can write program memory data either in blocks or 'rows' of 64 instructions (192 bytes) at a time or a single program memory word, and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.


5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits <7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits <15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits <23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



5.2 RTSP Operation

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table 28-12 shows typical erase and programming times. The 8-row erase pages and single row write rows are edge-aligned from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers sequentially. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.


All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 28-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time, and Word Write Cycle Time parameters (see Table 28-12).

EQUATION 5-1: PROGRAMMING TIME



For example, if the device is operating at +125°C, the FRC accuracy will be $\pm 5\%$. If the TUN<5:0> bits (see Register 9-4) are set to `b111111, the minimum row write time is equal to Equation 5-2.

EQUATION 5-2:	MINIMUM ROW WRITE
	TIME

$T_{$		11064 Cycles
$7.57 \text{ MII}_{2} \times (1 \pm 0.05) \times (1 \pm 0.00575)$	$T_{RW} =$	$=\frac{11004 \text{ Cycles}}{7.37 \text{ MHz} \times (1+0.05) \times (1-0.00375)} = 1.435 \text{ ms}$

The maximum row write time is equal to Equation 5-3.

EQUATION 5-3: MAXIMUM ROW WRITE TIME

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 - 0.05) \times (1 - 0.00375)} = 1.586 ms$$

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

5.4 Control Registers

Two SFRs are used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY (Register 5-2) is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3 "Programming Operations"** for further details.

R/SO-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	U-0	U-0	U-0	U-0	U-0		
WR	WREN	WRERR		—	_	_	_		
bit 15	·	·					bit 8		
U-0	R/W-0 ⁽¹⁾	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾		
_	ERASE	_	_		NVMOF	><3:0> ⁽²⁾			
bit 7							bit		
Legend:		SO = Setta	ble only bit						
R = Readable	bit	W = Writab	le bit	U = Unimple	mented bit, read	d as '0'			
-n = Value at F	POR	'1' = Bit is s	et	'0' = Bit is cle	eared	x = Bit is unkr	nown		
bit 15		stral hit							
bit 15	WR: Write Cor		v program o	r erase onerati	on. The operation	on is self-timed	and the hit i		
		hardware on							
	0 = Program o	or erase opera	tion is compl	ete and inactiv	e				
bit 14	WREN: Write I	Enable bit							
	 1 = Enable Flash program/erase operations 0 = Inhibit Flash program/erase operations 								
bit 13			-	ns					
DIL 13	WRERR: Write Sequence Error Flag bit 1 = An improper program or erase sequence attempt or termination has occurred (bit is set								
		ally on any se					0.001		
	0 = The progra	am or erase o	peration com	pleted normall	y				
bit 12-7	Unimplement	ed: Read as '	0'						
bit 6	ERASE: Erase/Program Enable bit								
					3:0> on the next P<3:0> on the n				
bit 5-4	Unimplement	ed: Read as '	0'						
bit 3-0	NVMOP<3:0>: NVM Operation Select bits ⁽²⁾								
	If ERASE = 1:								
	1111 = Memor		operation						
	1110 = Reserved 1101 = Erase General Segment								
	1100 = Erase								
	1011 = Reserv	ved							
	0011 = No ope								
	0010 = Memory page erase operation								
	0001 = No operation 0000 = Erase a single Configuration register byte								
	If ERASE = 0:								
	1111 = No ope	eration							
	1110 = Reserved								
	1101 = No operation								
	1100 = No ope 1011 = Reserv								
	0011 = Memor		am operation						
	0010 = No ope	eration							
	0001 = Memor								
	0000 = Progra	im a single Co	ontiguration re	egister byte					
Note 1: The	ese bits can only	be reset on a	POR.						

2: All other combinations of NVMOP<3:0> are unimplemented.

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

REGISTER 5- 2	2: NVMP	KEY: NONVOL	ATILE ME	MORY KEY RE	GISTER		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		—	—	—	—	—	—
bit 15							bit 8
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
			NVMK	(EY<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		it	U = Unimplem	ented bit, rea	ad as '0'		
-n = Value at POR '1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkn	own		

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMKEY<7:0>:** Key Register (write-only) bits

5.4.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

Programmers can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to ⁽⁰⁰¹⁰⁾ to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
 - c) Write 0x55 to NVMKEY.
 - d) Write 0xAA to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 0x55 to NVMKEY.
 - c) Write 0xAA to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCON for block erase operation	
MOV #0x4042, W0	;
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0	; Initialize in-page EA[15:0] pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	;
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

EXAMPLE 5-2: LOADING THE WRITE BUFFERS

; Set up NVMCON for row programming oper	ations
MOV #0x4001, W0	;
MOV W0, NVMCON	; Initialize NVMCON
; Set up a pointer to the first program	memory location to be written
; program memory selected, and writes en	abled
MOV #0x0000, W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #0x6000, W0	; An example program memory address
; Perform the TBLWT instructions to writ	e the latches
; 0th_program_word	
MOV #LOW_WORD_0, W2	;
MOV #HIGH_BYTE_0, W3	;
TBLWTL W2, [W0]	; Write PM low word into program latch
TBLWTH W3, [W0++]	; Write PM high byte into program latch
; lst_program_word	
MOV #LOW_WORD_1, W2	;
MOV #HIGH_BYTE_1, W3	;
TBLWTL W2, [W0]	; Write PM low word into program latch
TBLWTH W3, [W0++]	; Write PM high byte into program latch
; 2nd_program_word	
MOV #LOW_WORD_2, W2	;
MOV #HIGH_BYTE_2, W3	;
TBLWTL W2, [W0]	; Write PM low word into program latch
TBLWTH W3, [W0++]	; Write PM high byte into program latch
•	
•	
•	
; 63rd_program_word	
MOV #LOW_WORD_31, W2	;
MOV #HIGH_BYTE_31, W3	;
TBLWTL W2, [W0]	; Write PM low word into program latch
TBLWTH W3, [W0++]	; Write PM high byte into program latch

EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5	<pre>; Block all interrupts with priority <7 ; for next 5 instructions</pre>
MOV MOV	#0x55, W0 W0, NVMKEY	; Write the 55 key
MOV	#0xAA, W1	; write the 55 key
MOV	W1, NVMKEY	; Write the AA key
BSET	NVMCON, #WR	; Start the erase sequence
NOP		; Insert two NOPs after the
NOP		; erase command is asserted

6.0 RESETS

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Reset" (DS70192) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Condition Device Reset
 - Illegal Opcode Reset
 - Uninitialized W Register Reset
 - Security Reset

FIGURE 6-1: RESET SYSTEM BLOCK DIAGRAM

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.


Note: Refer to the specific peripheral section or Section 3.0 "CPU" of this manual for register Reset states.

All types of device Reset sets a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits, except for the POR bit (RCON<0>), that are set. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.



R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
TRAPR	IOPUWR		_			CM	VREGS	
bit 15							bit	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR	
bit 7	300	SWDTEN	WDTO	JLLEF	IDLE	BOR	bit	
Legend:								
R = Readable	hit	W = Writable I	hit	II – Unimpler	mented bit, read	1 as 'N'		
-n = Value at F		'1' = Bit is set	JIL	$0^{\circ} = \text{Bit is cle}$		x = Bit is unki		
					aleu		IOWIT	
bit 15	TRAPR: Trap	Reset Flag bit						
		onflict Reset ha onflict Reset ha		d				
bit 14	IOPUWR: Ille	gal Opcode or	Uninitialized	W Access Rese	et Flag bit			
	Address	l opcode detec Pointer caused	a Reset	-		ized W registe	er used as a	
bit 13-10		l opcode or unir ted: Read as '0		19261 1192 1101 0	coneo			
bit 9	•	ation Mismatch						
bit 5	1 = A configu	ration mismatch	n Reset has c					
bit 8	VREGS: Volta	age Regulator S	Standby Durir	ng Sleep bit				
		egulator is active gulator goes in			еер			
bit 7	EXTR: Extern	al Reset (MCL	R) Pin bit					
		Clear (pin) Res Clear (pin) Res						
bit 6	SWR: Software Reset (Instruction) Flag bit							
		instruction has instruction has						
bit 5	SWDTEN: So	oftware Enable/	Disable of W	DT bit (2)				
	1 = WDT is ei 0 = WDT is di							
bit 4	WDTO: Watcl	hdog Timer Tim	e-out Flag bi	t				
	1 = WDT time-out has occurred							
	0 = WDT time	e-out has not oc	curred					
bit 3	SLEEP: Wake-up from Sleep Flag bit							
		as been in Slee as not been in S						
bit 2	IDLE: Wake-u	up from Idle Fla	g bit					
		as in Idle mode as not in Idle m	ode					
	of the Reset sta ise a device Re		set or cleare	d in software. S	Setting one of th	ese bits in soft	ware does no	

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾

2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 1
 BOR: Brown-out Reset Flag bit

 1 = A Brown-out Reset has occurred

 0 = A Brown-out Reset has not occurred

 bit 0
 POR: Power-on Reset Flag bit

 1 = A Power-on Reset has occurred
 - 1 = A Power-on Reset has occurred
 - 0 = A Power-on Reset has not occurred
- **Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

6.1 System Reset

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 family of devices have two types of Reset:

- Cold Reset
- Warm Reset

A cold Reset is the result of a Power-on Reset (POR) or a Brown-out Reset (BOR). On a cold Reset, the FNOSC configuration bits in the FOSC device configuration register selects the device clock source.

A warm Reset is the result of all other reset sources, including the RESET instruction. On warm Reset, the device will continue to operate from the current clock source as indicated by the Current Oscillator Selection bits (COSC<2:0>) in the Oscillator Control register (OSCCON<14:12>).

The device is kept in a Reset state until the system power supplies have stabilized at appropriate levels and the oscillator clock is ready. A description of the sequence in which this occurs and is shown in Figure 6-2.

Oscillator Mode	Oscillator Startup Delay	Oscillator Startup Timer	PLL Lock Time	Total Delay
FRC, FRCDIV16, FRCDIVN	Toscd	_	—	Toscd
FRCPLL	Toscd	—	TLOCK	TOSCD + TLOCK
XT	Toscd	Tost	—	TOSCD + TOST
HS	Toscd	Tost	—	TOSCD + TOST
EC	—	—	—	—
XTPLL	Toscd	Tost	TLOCK	TOSCD + TOST + TLOCK
HSPLL	Toscd	Тоѕт	TLOCK	TOSCD + TOST + TLOCK
ECPLL	—	—	TLOCK	TLOCK
Sosc	Toscd	Tost	—	TOSCD + TOST
LPRC	Toscd	_	—	Toscd


TABLE 6-1:OSCILLATOR DELAY

Note 1: ToscD = Oscillator Start-up Delay (1.1 μs max for FRC, 70 μs max for LPRC). Crystal Oscillator start-up times vary with crystal characteristics, load capacitance, etc.

2: TOST = Oscillator Start-up Timer Delay (1024 oscillator clock period). For example, TOST = 102.4 μs for a 10 MHz crystal and TOST = 32 ms for a 32 kHz crystal.

3: TLOCK = PLL lock time (1.5 ms nominal), if PLL is enabled.

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04



Symbol	Parameter	Value	
VPOR	POR threshold	1.8V nominal	
TPOR	POR extension time	30 μs maximum	
VBOR	BOR threshold	2.5V nominal	
TBOR	BOR extension time	100 μs maximum	
TPWRT	Programmable power-up time delay	0-128 ms nominal	
Тғасм	Fail-Safe Clock Monitor Delay	900 μs maximum	

Note: When the device exits the Reset condition (begins normal operation), the device operating parameters (voltage, frequency, temperature, etc.) must be within their operating ranges, otherwise the device may not function correctly. The user application must ensure that the delay between the time power is first applied, and the time SYSRST becomes inactive, is long enough to get operating parameters all within specification.

6.2 Power-on Reset (POR)

A Power-on Reset (POR) circuit ensures the device is reset from power-on. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed. The delay TPOR ensures the internal device bias circuits become stable.

The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR. Refer to Section 28.0 "Electrical Characteristics" for details.

The POR status bit (POR) in the Reset Control register (RCON<0>) is set to indicate the Power-on Reset.

6.2.1 Brown-out Reset (BOR) and Power-up timer (PWRT)

The on-chip regulator has a Brown-out Reset (BOR) circuit that resets the device when the VDD is too low (VDD < VBOR) for proper device operation. The BOR circuit keeps the device in Reset until VDD crosses VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures the voltage regulator output becomes stable.


The Brown-out Reset status bit (BOR) in the Reset Control register (RCON<1>) is set to indicate the BOR.

The device will not run at full speed after a BOR as the VDD should rise to acceptable levels for full-speed operation. The PWRT provides power-up time delay (TPWRT) to ensure that the system power supplies have stabilized at the appropriate levels for full-speed operation before the SYSRST is released.

The power-up timer delay (TPWRT) is programmed by the Power-on Reset Timer Value Select bits (FPWRT<2:0>) in the POR Configuration register (FPOR<2:0>), which provides eight settings (from 0 ms to 128 ms). Refer to **Section 25.0 "Special Features"** for further details.

Figure 6-3 shows the typical brown-out scenarios. The reset delay (TBOR + TPWRT) is initiated each time VDD rises above the VBOR trip point





6.3 External Reset (EXTR)

The external Reset is generated by driving the MCLR pin low. The MCLR pin is a Schmitt trigger input with an additional glitch filter. Reset pulses that are longer than the minimum pulse width will generate a Reset. Refer to **Section 28.0** "Electrical Characteristics" for minimum pulse width specifications. The External Reset (MCLR) Pin (EXTR) bit in the Reset Control (RCON) register is set to indicate the MCLR Reset.

6.3.0.1 EXTERNAL SUPERVISORY CIRCUIT

Many systems have external supervisory circuits that generate reset signals to reset multiple devices in the system. This external Reset signal can be directly connected to the MCLR pin to reset the device when the rest of system is Reset.

6.3.0.2 INTERNAL SUPERVISORY CIRCUIT

When using the internal power supervisory circuit to reset the device, the external reset pin (MCLR) should be tied directly or resistively to VDD. In this case, the MCLR pin will not be used to generate a Reset. The external reset pin (MCLR) does not have an internal pull-up and must not be left unconnected.

6.4 Software RESET Instruction (SWR)

Whenever the RESET instruction is executed, the device will assert SYSRST, placing the device in a special Reset state. This Reset state will not reinitialize the clock. The clock source in effect prior to the RESET instruction will remain. SYSRST is released at the next instruction cycle, and the reset vector fetch will commence. The Software Reset (Instruction) Flag bit (SWR) in the Reset Control register (RCON<6>) is set to indicate the software Reset.

6.5 Watchdog Time-out Reset (WDTO)

Whenever a Watchdog time-out occurs, the device will asynchronously assert SYSRST. The clock source will remain unchanged. A WDT time-out during Sleep or Idle mode will wake-up the processor, but will not reset the processor.

The Watchdog Timer Time-out Flag bit (WDTO) in the Reset Control register (RCON<4>) is set to indicate the Watchdog Reset. Refer to **Section 25.4 "Watchdog Timer (WDT)**" for more information on Watchdog Reset.

6.6 Trap Conflict Reset

If a lower-priority hard trap occurs while a higher-priority trap is being processed, a hard trap conflict Reset occurs. The hard traps include exceptions of priority level 13 through level 15, inclusive. The address error (level 13) and oscillator error (level 14) traps fall into this category.

The Trap Reset Flag bit (TRAPR) in the Reset Control register (RCON<15>) is set to indicate the Trap Conflict Reset. Refer to **Section 7.0 "Interrupt Controller**" for more information on trap conflict Resets.

6.7 Configuration Mismatch Reset

To maintain the integrity of the peripheral pin select control registers, they are constantly monitored with shadow registers in hardware. If an unexpected change in any of the registers occur (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset occurs.

The Configuration Mismatch Flag bit (CM) in the Reset Control register (RCON<9>) is set to indicate the configuration mismatch Reset. Refer to **Section 11.0 "I/O Ports"** for more information on the configuration mismatch Reset.

Note: The configuration mismatch feature and associated reset flag is not available on all devices.

6.8 Illegal Condition Device Reset

An illegal condition device Reset occurs due to the following sources:

- Illegal Opcode Reset
- Uninitialized W Register Reset
- Security Reset

TABLE 6-3:

The Illegal Opcode or Uninitialized W Access Reset Flag bit (IOPUWR) in the Reset Control register (RCON<14>) is set to indicate the illegal condition device Reset.

6.8.0.1 ILLEGAL OPCODE RESET

A device Reset is generated if the device attempts to execute an illegal opcode value that is fetched from program memory.

The illegal opcode Reset function can prevent the device from executing program memory sections that are used to store constant data. To take advantage of the illegal opcode Reset, use only the lower 16 bits of

RESET FLAG BIT OPERATION

each program memory section to store the data values. The upper 8 bits should be programmed with 3Fh, which is an illegal opcode value.

6.8.0.2 UNINITIALIZED W REGISTER RESET

Any attempts to use the uninitialized W register as an address pointer will Reset the device. The W register array (with the exception of W15) is cleared during all resets and is considered uninitialized until written to.

6.8.0.3 SECURITY RESET

If a Program Flow Change (PFC) or Vector Flow Change (VFC) targets a restricted location in a protected segment (Boot and Secure Segment), that operation will cause a security Reset.

The PFC occurs when the Program Counter is reloaded as a result of a Call, Jump, Computed Jump, Return, Return from Subroutine, or other form of branch instruction.

The VFC occurs when the Program Counter is reloaded with an Interrupt or Trap vector.

Refer to Section 25.8 "Code Protection and CodeGuard[™] Security" for more information on Security Reset.

6.9 Using the RCON Status Bits

The user application can read the Reset Control register (RCON) after any device Reset to determine the cause of the reset.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

Table 6-3 provides a summary of the reset flag bit operation.

Flag Bit	Set by:	Cleared by:
TRAPR (RCON<15>)	Trap conflict event	POR, BOR
IOPWR (RCON<14>)	Illegal opcode or uninitialized W register access or Security Reset	POR, BOR
CM (RCON<9>)	Configuration Mismatch	POR, BOR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET instruction	POR, BOR
WDTO (RCON<4>)	WDT time-out	PWRSAV instruction, CLRWDT instruction, POR, BOR
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR, BOR
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR, BOR
BOR (RCON<1>)	POR, BOR	—
POR (RCON<0>)	POR	—

Note: All Reset flag bits can be set or cleared by user software.

7.0 INTERRUPT CONTROLLER

- **Note 1:** This data sheet summarizes the features PIC24HJ32GP302/304. of the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet. refer to Section 32. "Interrupts (Part III)" (DS70214) of the"dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 CPU.

The interrupt controller has the following features:

- Up to eight processor exceptions and software traps
- Eight user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT), shown in Figure 7-1, resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of eight nonmaskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24 bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with vector 0 takes priority over interrupts at any other vector address.

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices implement up to 45 unique interrupts and five nonmaskable traps. These are summarized in Table 7-1.

7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 device clears its registers in response to a Reset, which forces the PC to zero. The microcontroller then begins program execution at location 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

FIGURE 7-1: PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 INTERRUPT VECTOR TABLE




TABLE 7-1:					
Vector Number	IVT Address	AIVT Address	Interrupt Source		
0	0x000004	0x000104	Reserved		
1	0x000006	0x000106	Oscillator Failure		
2	0x000008	0x000108	Address Error		
3	0x00000A	0x00010A	Stack Error		
4	0x00000C	0x00010C	Math Error		
5	0x00000E	0x00010E	DMA Error		
6	0x000010	0x000110	Reserved		
7	0x000012	0x000112	Reserved		
8	0x000014	0x000114	INT0 – External Interrupt 0		
9	0x000016	0x000116	IC1 – Input Capture 1		
10	0x000018	0x000118	OC1 – Output Compare 1		
11	0x00001A	0x00011A	T1 – Timer1		
12	0x00001C	0x00011C	DMA0 – DMA Channel 0		
13	0x00001E	0x00011E	IC2 – Input Capture 2		
14	0x000020	0x000120	OC2 – Output Compare 2		
15	0x000022	0x000122	T2 – Timer2		
16	0x000024	0x000124	T3 – Timer3		
17	0x000026	0x000126	SPI1E – SPI1 Error		
18	0x000028	0x000128	SPI1 – SPI1 Transfer Done		
19	0x00002A	0x00012A	U1RX – UART1 Receiver		
20	0x00002C	0x00012C	U1TX – UART1 Transmitter		
21	0x00002E	0x00012E	ADC1 – ADC 1		
22	0x000030	0x000130	DMA1 – DMA Channel 1		
23	0x000032	0x000132	Reserved		
24	0x000034	0x000134	SI2C1 – I2C1 Slave Events		
25	0x000036	0x000136	MI2C1 – I2C1 Master Events		
26	0x000038	0x000138	CM – Comparator Interrupt		
27	0x00003A	0x00013A	CN – Change Notification Interrupt		
28	0x00003C	0x00013C	INT1 – External Interrupt 1		
29	0x00003E	0x00013E	Reserved		
30	0x000040	0x000140	IC7 – Input Capture 7		
31	0x000042	0x000142	IC8 – Input Capture 8		
32	0x000044	0x000144	DMA2 – DMA Channel 2		
33	0x000046	0x000146	OC3 – Output Compare 3		
34	0x000048	0x000148	OC4 – Output Compare 4		
35	0x00004A	0x00014A	T4 – Timer4		
36	0x00004C	0x00014C	T5 – Timer5		
37	0x00004E	0x00014E	INT2 – External Interrupt 2		
38	0x000050	0x000150	U2RX – UART2 Receiver		
39	0x000052	0x000152	U2TX – UART2 Transmitter		
40	0x000054	0x000154	SPI2E – SPI2 Error		
41	0x000056	0x000156	SPI2 – SPI2 Transfer Done		
42	0x000058	0x000158	C1RX – ECAN1 RX Data Ready		
43	0x00005A	0x00015A	C1 – ECAN1 Event		
44	0x00005C	0x00015C	DMA3 – DMA Channel 3		
45	0x00005E	0x00015E	Reserved		
46	0x000060	0x000160	Reserved		

TABLE 7-1:INTERRUPT VECTORS

TABLE 7-1:	INTERRUPT VECTORS (CONTINUED)				
Vector Number	IVT Address	AIVT Address	Interrupt Source		
47	0x000062	0x000162	Reserved		
48	0x000064	0x000164	Reserved		
49	0x000066	0x000166	Reserved		
50	0x000068	0x000168	Reserved		
51	0x00006A	0x00016A	Reserved		
52	0x00006C	0x00016C	Reserved		
53	0x00006E	0x00016E	PMP – Parallel Master Port		
54	0x000070	0x000170	DMA – DMA Channel 4		
55	0x000072	0x000172	Reserved		
56	0x000074	0x000174	Reserved		
57	0x000076	0x000176	Reserved		
58	0x000078	0x000178	Reserved		
59	0x00007A	0x00017A	Reserved		
60	0x00007C	0x00017C	Reserved		
61	0x00007E	0x00017E	Reserved		
62	0x000080	0x000180	Reserved		
63	0x000082	0x000182	Reserved		
64	0x000084	0x000184	Reserved		
65	0x000086	0x000186	Reserved		
66	0x000088	0x000188	Reserved		
67	0x00008A	0x00018A	Reserved		
68	0x00008C	0x00018C	Reserved		
69	0x00008E	0x00018E	DMA5 – DMA Channel 5		
70	0x000090	0x000190	RTCC – Real Time Clock		
71	0x000092	0x000192	Reserved		
72	0x000094	0x000194	Reserved		
73	0x000096	0x000196	U1E – UART1 Error		
74	0x000098	0x000198	U2E – UART2 Error		
75	0x00009A	0x00019A	CRC – CRC Generator Interrupt		
76	0x00009C	0x00019C	DMA6 – DMA Channel 6		
77	0x00009E	0x00019E	DMA7 – DMA Channel 7		
78	0x0000A0	0x0001A0	C1TX – ECAN1 TX Data Request		
79	0x0000A2	0x0001A2	Reserved		
80	0x0000A4	0x0001A4	Reserved		
81	0x0000A6	0x0001A6	Reserved		
82	0x0000A8	0x0001A8	Reserved		
83	0x0000AA	0x0001AA	Reserved		
84	0x0000AC	0x0001AC	Reserved		
85	0x0000AE	0x0001AE	Reserved		
86	0x0000B0	0x0001B0	Reserved		
87	0x0000B2	0x0001B2	Reserved		
88-126	0x0000B4-0x0000FE	0x0001B4-0x0001FE	Reserved		
		··········	-		

TABLE 7-1: INTERRUPT VECTORS (CONTINUED)

7.3 Interrupt Control and Status Registers

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices implement a total of 30 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFSx
- IECx
- IPCx
- INTTREG

7.3.1 INTCON1 AND INTCON2

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

7.3.2 IFSx

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

7.3.3 IECx

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

7.3.4 IPCx

The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

7.3.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VECNUM<6:0>) and Interrupt level (ILR<3:0>) bit fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0>, and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

7.3.6 STATUS/CONTROL REGISTERS

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality.

- The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user software can change the current CPU priority level by writing to the IPL bits.
- The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-29.

REGISTER 7	-1: SR: C	PU STATUS R	EGISTER	1)				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	
		—	_	—	—		DC	
bit 15							bit 8	
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0	
	IPL<2:0> ⁽²⁾		RA	N	OV	Z	С	
bit 7							bit 0	
Legend:								
C = Clear only bit R = Readable bit				U = Unimplemented bit, read as '0'				
S = Set only b	it	W = Writable b	oit	-n = Value at	POR			
'1' = Bit is set	'1' = Bit is set '0' = Bit is cleared x = Bit is unknown							

bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits⁽²⁾ 111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)

Note 1: For complete register details, see Register 3-1.

2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.

3: The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.

REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	_
bit 15							bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
	—	—	—	IPL3 ⁽²⁾	PSV	—	_
bit 7							bit 0
Legend:		C = Clear only	/ bit				
R = Readable	bit	W = Writable	bit	-n = Value at	POR	'1' = Bit is set	
0' = Bit is clear	ed	'x = Bit is unkr	nown	U = Unimpler	nented bit, read	l as '0'	
bit 3	1 = CPU inter	terrupt Priority rupt priority lev rupt priority lev	el is greater th				
Note 1: For	complete regis	ter details, see	Register 3-2.				

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

REGISTER	7-3: INTCC	ON1: INTERR	UPT CONTR	ROL REGIST	ER 1		
R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
NSTDIS			_	—		_	—
bit 15							bit
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	
bit 7	Divolation	Dimite	ing the Little	TEDREI	oment	00017112	bit
Legend:							
R = Readable	ə bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkno	own
bit 14-7 bit 6 bit 5	Unimplemen DIV0ERR: Ar 1 = Math error 0 = Math error DMACERR: 1 = DMA con	nesting is enab nted: Read as ' rithmetic Error S or trap was caus or trap was not DMA Controller troller error trap troller error trap	0' Status bit sed by a divide caused by a d FError Status to has occurred	ivide by zero pit 1			
bit 4	1 = Math erro 0 = Math erro	Arithmetic Error or trap has occu or trap has not o	irred occurred				
bit 3	1 = Address	Address Error T error trap has o error trap has n	ccurred				
bit 2	1 = Stack erro	ack Error Trap S or trap has occo or trap has not	urred				
bit 1	OSCFAIL: Os 1 = Oscillator	scillator Failure failure trap has failure trap has	Trap Status b s occurred				
bit 0	Unimplemen	nted: Read as '	0'				

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

REGISTER	(7-4: INTCC	DN2: INTERR	UPI CONTE	KOL REGIST	ER 2		
R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
ALTIVT	DISI			—	—		—
bit 15							bit 8
					D 444 o	D 444 a	D 444 0
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	—	—			INT2EP	INT1EP	INTOEP
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value a	at POR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$			
bit 14	0 = Use stan DISI: DISI II 1 = DISI ins	nate vector tabl dard (default) v nstruction Statu truction is active truction is not a	ector table s bit e				
bit 13-3	Unimplemer	nted: Read as '	0'				
bit 2	1 = Interrupt	ernal Interrupt 2 on negative edg on positive edg	ge	Polarity Selec	t bit		
bit 1	1 = Interrupt	ernal Interrupt 1 on negative edg on positive edg	ge	Polarity Selec	t bit		
bit 0	INTOEP: External Interrupt 0 Edge Detect Polarity Select bit 1 = Interrupt on negative edge						

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

1 = Interrupt on negative edge0 = Interrupt on positive edge

REGISTER 7	7-5: IFS0:	INTERRUPT	FLAG STAT	US REGISTE	ER 0						
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INT0IF				
bit 7							bit 0				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'					
-n = Value at I	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	own				
		ntadi Daad aa									
bit 15	-	nted: Read as									
bit 14	1 = Interrupt	VA Channel 1 E t request has oc t request has no	curred	omplete Interr	upt Flag Status	s bit					
bit 13	•	C1 Conversion (upt Flag Statu	s bit						
	1 = Interrup	t request has oc t request has no	curred								
bit 12	•	U1TXIF: UART1 Transmitter Interrupt Flag Status bit									
		t request has oc t request has no									
bit 11	U1RXIF: UART1 Receiver Interrupt Flag Status bit										
		t request has oc t request has no									
bit 10	SPI1IF: SPI	1 Event Interrup	ot Flag Status b	bit							
	•	t request has oc t request has no									
bit 9	SPI1EIF: SF	PI1 Error Interru	pt Flag Status	bit							
		t request has oc t request has no									
bit 8	T3IF: Timer3 Interrupt Flag Status bit										
		t request has oc t request has no									
bit 7	T2IF: Timer2 Interrupt Flag Status bit										
		t request has oc t request has no									
bit 6	-	 0 = Interrupt request has not occurred OC2IF: Output Compare Channel 2 Interrupt Flag Status bit 									
		t request has or t request has no									
bit 5	IC2IF: Input	IC2IF: Input Capture Channel 2 Interrupt Flag Status bit									
	1 = Interrupt	t request has oc	curred								
	0 = Interrup	t request has no									
bit 4	-		ot occurred	omplete Interr	upt Flag Status	s bit					
bit 4	DMA0IF: DI	t request has no	ot occurred Data Transfer C ccurred	omplete Interr	upt Flag Status	s bit					
bit 4 bit 3	DMA0IF: DI 1 = Interrup 0 = Interrup	t request has no MA Channel 0 E t request has oc	ot occurred Data Transfer C ccurred ot occurred	omplete Interr	upt Flag Status	s bit					

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 2	OC1IF: Output Compare Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred0 = Interrupt request has not occurred
bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	INTOIF: External Interrupt 0 Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

REGISTER	7-6: IFS1	: INTERRUPT	FLAG STAT	US REGIS	TER	1					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		R/W-0	R/W-0	R/W-0			
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF		OC4IF	OC3IF	DMA2IF			
bit 15								bit 8			
R/W-0	R/W-0	U-0	R/W-0	R/W-0		R/W-0	R/W-0	R/W-0			
IC8IF	IC7IF	_	INT1IF	CNIF		CMIF	MI2C1IF	SI2C1IF			
bit 7								bit 0			
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimp	leme	nted bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is o	clear	ed	x = Bit is unkr	iown			
bit 15		ART2 Transmitte		g Status bit							
		it request has or it request has no									
bit 14	U2RXIF: U	ART2 Receiver I	nterrupt Flag S	Status bit							
		t request has ou t request has no									
bit 13		ernal Interrupt 2		+							
Dit 13	1 = Interrup	t request has ou t request has no	curred	l							
bit 12		5 Interrupt Flag									
DICTZ		t request has or									
		t request has no									
bit 11	T4IF: Timer4 Interrupt Flag Status bit										
	•	t request has ou t request has no									
bit 10		put Compare Cl		upt Flag Stat	us bi	it					
		t request has or		apt i lag ola							
		t request has no									
bit 9	OC3IF: Output Compare Channel 3 Interrupt Flag Status bit										
		t request has ou t request has no									
bit 8	DMA2IF: D	MA Channel 2 D	Data Transfer C	Complete Inte	errup	t Flag Status	s bit				
		t request has or									
hit 7	-	t request has no		- 	.;+						
bit 7	-	IC8IF: Input Capture Channel 8 Interrupt Flag Status bit									
	•	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 6	IC7IF: Input	IC7IF: Input Capture Channel 7 Interrupt Flag Status bit									
		t request has ou									
bit 5	-	it request has no ented: Read as									
bit 4	-	ernal Interrupt 1		t							
		t request has ou	-	L C C C C C C C C C C C C C C C C C C C							
		t request has no									
bit 3	CNIF: Input	Change Notific	ation Interrupt	Flag Status I	oit						
	•	t request has ou									
	0 = interrup	t request has no	of occurred								

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)

bit 2	CMIF: Comparator Interrupt Flag Status bit
	1 = Interrupt request has occurred0 = Interrupt request has not occurred
bit 1	MI2C1IF: I2C1 Master Events Interrupt Flag Status bit
	1 = Interrupt request has occurred0 = Interrupt request has not occurred
bit 0	SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit
	1 = Interrupt request has occurred0 = Interrupt request has not occurred

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
	DMA4IF	PMPIF		—	_		_				
oit 15							bit				
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
		—	DMA3IF	C1IF ⁽¹⁾	C1RXIF ⁽¹⁾	SPI2IF	SPI2EIF				
oit 7							bit				
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'					
-n = Value a	t POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	Unimplemen	ted: Read as	0'								
bit 14	DMA4IF: DM	A Channel 4 D	ata Transfer C	omplete Interr	upt Flag Status b	bit					
	1 = Interrupt request has occurred										
	•	request has no									
bit 13		PMPIF: Parallel Master Port Interrupt Flag Status bit 1 = Interrupt request has occurred									
		request has oc request has no									
bit 12-5	•	ted: Read as									
bit 4	-	DMA3IF: DMA Channel 3 Data Transfer Complete Interrupt Flag Status bit									
		1 = Interrupt request has occurred									
	0 = Interrupt i	request has no	t occurred								
bit 3	C1IF: ECAN1	C1IF: ECAN1 Event Interrupt Flag Status bit ⁽¹⁾									
		request has oc									
	•	request has no			· · · · (1)						
bit 2		C1RXIF: ECAN1 Receive Data Ready Interrupt Flag Status bit ⁽¹⁾									
		 I = Interrupt request has occurred Interrupt request has not occurred 									
bit 1	•	SPI2IF: SPI2 Event Interrupt Flag Status bit									
		1 = Interrupt request has occurred									
	0 = Interrupt r	request has no	t occurred								
bit 0			pt Flag Status I	bit							
	1 = Interrupt i	request has oc	curred								
		request has no									

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

Note 1: Interrupts disabled on devices without ECAN[™] modules.

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
_	RTCIF	DMA5IF	—	—	_	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 7	·	·		•	•	·	bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'		
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			nown	
bit 15	Unimplemen	ted: Read as '	0'					
bit 14	RTCIF: Real-Time Clock and Calendar Interrupt Flag Status bit							

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 13 DMA5IF: DMA Channel 5 Data Transfer Complete Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 12-0 Unimplemented: Read as '0'

REGISTER	7-9: IFS4: I	NIERRUPT	FLAG STAT	US REGISTE	=R 4					
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	—	—	—	—			—			
bit 15							bit 8			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0			
_	C1TXIF ⁽¹⁾	DMA7IF	DMA6IF	CRCIF	U2EIF	U1EIF	_			
bit 7							bit 0			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'				
-n = Value a	t POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkno	own			
			o.)							
bit 15-7	-	ted: Read as '			(1)					
bit 6			-	nterrupt Flag S	status bit ⁽¹⁾					
		equest has oc								
	-	equest has no								
bit 5				complete Interr	upt Flag Status	bit				
		equest has oc equest has no								
bit 4	-	-		amplata Interr	unt Flag Status	h:+				
DIL 4		DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit L = Interrupt request has occurred								
		equest has oc equest has no								
bit 3	•	Generator Inte		tus hit						
bit 0		equest has oc								
		equest has no								
bit 2	-	2 Error Interru		bit						
		equest has oc								
		equest has no								
bit 1	U1EIF: UART	1 Error Interru	pt Flag Status	bit						
	1 = Interrupt r	equest has oc	curred							
	0 = Interrupt r	equest has no	t occurred							
bit 0	Unimplemen	ted: Read as '	0'							

REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

Note 1: Interrupts disabled on devices without ECAN[™] modules.

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
0-0	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE				
 pit 15	DIMATE	ADTIE	UTIALE	UTRAIE	SFILE	SFILE	bit				
							Dit				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE				
bit 7						-11	bit				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	own				
bit 15	Unimpleme	nted: Read as	ʻ0 '								
bit 14		/A Channel 1 E		Complete Interr	upt Enable bit						
	•	request enable request not en									
bit 13	•	1 Conversion (runt Enable hit							
		request enable	-								
	0 = Interrupt request not enabled										
bit 12	U1TXIE: UA	RT1 Transmitte	r Interrupt Ena	able bit							
	•	request enable									
	-	request not en		- 1-14							
bit 11		U1RXIE: UART1 Receiver Interrupt Enable bit 1 = Interrupt request enabled									
	•	request not en									
bit 10	SPI1IE: SPI1 Event Interrupt Enable bit										
		request enable									
	-	request not en									
bit 9		SPI1EIE: SPI1 Error Interrupt Enable bit									
		 1 = Interrupt request enabled 0 = Interrupt request not enabled 									
bit 8	•	T3IE: Timer3 Interrupt Enable bit									
		1 = Interrupt request enabled									
	0 = Interrupt	request not en	abled								
bit 7		2 Interrupt Enab									
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 										
bit 6	-	out Compare Cl		unt Enable hit							
	-	request enable									
		request not en									
bit 5	IC2IE: Input	Capture Chann	el 2 Interrupt E	Enable bit							
	1 = Interrupt request enabled										
L:4	•	request not en									
bit 4		/A Channel 0 E		Jompiete Interr	upt Enable bit						
	 1 = Interrupt 0 = Interrupt 	request enable									
bit 3	T1IE: Timer1	1 Interrupt Enat									
bit 3		-	ole bit								

REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

bit 2	OC1IE: Output Compare Channel 1 Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 1	IC1IE: Input Capture Channel 1 Interrupt Enable bit

- 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled
- bit 0 INTOIE: External Interrupt 0 Flag Status bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled

REGISTER	7-11: IEC1	: INTERRUPT	ENABLE CO	ONTROL RE	GISTER 1						
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE				
bit 15							bit 8				
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
IC8IE	IC7IE		INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE				
bit 7					I		bit 0				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15			r Intorrupt Enc	blo bit							
DIL 15		ART2 Transmitte t request enable	-								
		t request enable t request not en									
bit 14		ART2 Receiver	•	e bit							
		t request enable t request not en									
bit 13	-	ernal Interrupt 2									
bit 10	1 = Interrupt	t request enable t request not en	ed								
bit 12	-	5 Interrupt Enat									
		t request enable									
	0 = Interrup	t request not en	abled								
bit 11	T4IE: Timer4 Interrupt Enable bit										
		t request enable t request not en									
bit 10	•	put Compare Cl		unt Enable hit							
bit TO		t request enable									
	0 = Interrupt request on abled										
bit 9	OC3IE: Output Compare Channel 3 Interrupt Enable bit										
	1 = Interrupt request enabled 0 = Interrupt request not enabled										
bit 8		MA Channel 2 E		omploto Intorr	unt Enabla bit						
DILO											
		 Interrupt request enabled Interrupt request not enabled 									
bit 7	IC8IE: Input Capture Channel 8 Interrupt Enable bit										
	•	t request enable t request not en									
bit 6	IC7IE: Input	Capture Chanr	el 7 Interrupt I	Enable bit							
		t request enable t request not en									
bit 5	Unimpleme	ented: Read as	ʻ0'								
bit 4	INT1IE: Exte	ernal Interrupt 1	Enable bit								
		t request enable									
h:+ 0	-	t request not en		Enchla hit							
bit 3		Change Notific t request enable		Enable bit							
		t request enable t request not en									
	· F										

REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

- bit 2 CMIE: Comparator Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled
- bit 1 MI2C1IE: I2C1 Master Events Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled
- bit 0 SI2C1IE: I2C1 Slave Events Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
_	DMA4IE	PMPIE	_	_	—	_	—				
bit 15							bit 8				
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	—	—	DMA3IE	C1IE ⁽¹⁾	C1RXIE ⁽¹⁾	SPI2IE	SPI2EIE				
bit 7							bit (
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'					
-n = Value a	at POR	'1' = Bit is set	t	'0' = Bit is cle		x = Bit is unki	nown				
bit 15	Unimplemen	ted: Read as '	0'								
oit 14	DMA4IE: DMA Channel 4 Data Transfer Complete Interrupt Enable bit										
		1 = Interrupt request enabled									
	0 = Interrupt i	0 = Interrupt request not enabled									
bit 13	PMPIE: Parallel Master Port Interrupt Enable bit										
	1 = Interrupt request enabled 0 = Interrupt request not enabled										
	•	•									
bit 12-5	•	ted: Read as '									
bit 4		DMA3IE: DMA Channel 3 Data Transfer Complete Interrupt Enable bit									
	1 = Interrupt request enabled										
h :+ 0		0 = Interrupt request has enabled C1IE: ECAN1 Event Interrupt Enable bit ⁽¹⁾									
bit 3				,							
	1 = Interrupt request enabled 0 = Interrupt request not enabled										
bit 2	•	•		errunt Enable I	hit(1)						
		C1RXIE: ECAN1 Receive Data Ready Interrupt Enable bit ⁽¹⁾									
		1 = Interrupt request enabled 0 = Interrupt request not enabled									
bit 1	-	Event Interrup									
		request enable									
		request not en									
bit 0	SPI2EIE: SPI	2 Error Interru	pt Enable bit								
		request enable	-								
		•									

0 = Interrupt request not enabled

Note 1: Interrupts disabled on devices without ECAN[™] modules.

REGISTER 7-13: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

bit 15	Unimplemen	ted: Read as '0	۱'					
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown					
R = Readable	bit	W = Writable b	oit	U = Unimplemented bit, read as '0'				
Legend:								
bit 7							bit 0	
_		_	_		_	_	_	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
bit 15						L	bit 8	
_	RTCIE	DMA5IE			_	_	_	
U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	

bit 14	RTCIE: Real-Time Clock and Calendar Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 13	DMA5IE: DMA Channel 5 Data Transfer Complete Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 12-0	Unimplemented: Read as '0'

	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
—	—	—	—	—	—	—	—					
oit 15							bit					
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0					
_	C1TXIE ⁽¹⁾	DMA7IE	DMA6IE	CRCIE	U2EIE	U1EIE	_					
bit 7							bit					
Legend:												
R = Readab	le bit	W = Writable bit		U = Unimplem	nented bit, read	d as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkno	own					
bit 15-7	Unimplement	tad: Road as '	٥'									
bit 6	-	Unimplemented: Read as '0' C1TXIE: ECAN1 Transmit data request Interrupt Enable bit ⁽¹⁾										
Site		1 = Interrupt request occurred										
	•	equest not occ										
bit 5	DMA7IE: DMA Channel 7 Data Transfer Complete Interrupt Enable bit											
	1 = Interrupt request enabled											
	0 = Interrupt request not enabled											
bit 4	DMA6IE: DMA Channel 6 Data Transfer Complete Interrupt Enable bit											
	1 = Interrupt request enabled											
	0 = Interrupt request not enabled											
bit 3	CRCIE: CRC	Generator Inte	errupt Enable b	pit								
011.3	1 = Interrupt request enabled											
DIL O	•	•										
	0 = Interrupt r	equest not ena	abled									
bit 2	0 = Interrupt r U2EIE: UART	equest not ena 2 Error Interru	abled pt Enable bit									
	0 = Interrupt r U2EIE: UART 1 = Interrupt r	equest not ena 2 Error Interru equest enable	abled pt Enable bit d									
bit 2	0 = Interrupt r U2EIE: UART 1 = Interrupt r 0 = Interrupt r	equest not ena 2 Error Interru equest enable equest not ena	abled pt Enable bit d abled									
	0 = Interrupt r U2EIE: UART 1 = Interrupt r 0 = Interrupt r U1EIE: UART	equest not ena 2 Error Interru equest enable equest not ena 1 Error Interru	abled pt Enable bit d abled pt Enable bit									
bit 2	0 = Interrupt r U2EIE: UART 1 = Interrupt r 0 = Interrupt r U1EIE: UART 1 = Interrupt r	equest not ena 2 Error Interru equest enable equest not ena	abled pt Enable bit d abled pt Enable bit d									

REGISTER 7-14: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

Note 1: Interrupts disabled on devices without ECAN[™] modules.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
—		T1IP<2:0>		—		OC1IP<2:0>							
bit 15					•		bit 8						
			-										
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
 bit 7		IC1IP<2:0>				INT0IP<2:0>	bit 0						
Legend:													
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, re	ad as '0'							
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkno	own						
bit 15	•	ented: Read as '											
bit 14-12	T1IP<2:0>: Timer1 Interrupt Priority bits												
	111 = Inter	 111 = Interrupt is priority 7 (highest priority interrupt) 											
	•												
	•												
	001 = Interrupt is priority 1 000 = Interrupt source is disabled												
1.1.44		-											
bit 11	-	ented: Read as '											
bit 10-8	OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)												
	•												
	•												
	001 = Interrupt is priority 1 000 = Interrupt source is disabled												
bit 7		ented: Read as '											
bit 6-4	-			errupt Priority b	its								
	IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)												
	•												
	•												
	• 001 = Interrupt is priority 1												
	000 = Interrupt source is disabled												
bit 3	Unimpleme	ented: Read as '	כי										
bit 2-0	INT0IP<2:0	>: External Interr	upt 0 Priority	bits									
	111 = Inter	rupt is priority 7 (I	highest priorit	y interrupt)									
	•												
	•												
	001 = Inter	rupt is priority 1											

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T2IP<2:0>		—		OC2IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		IC2IP<2:0>				DMA0IP<2:0>	
bit 7							bi
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, re	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimpleme	ented: Read as '	0'				
bit 14-12		Timer2 Interrupt	-				
	111 = Interr	upt is priority 7 (highest prior	ity interrupt)			
	•						
	•						
		upt is priority 1					
		upt source is dis					
bit 11	-	ented: Read as '					
bit 10-8		Output Comparison		-	rity bits		
	111 = Interr	rupt is priority 7 (highest prior	ity interrupt)			
	•						
	•						
		upt is priority 1 upt source is dis	abled				
bit 7		nted: Read as '					
bit 6-4	IC2IP<2:0>	: Input Capture C	Channel 2 Int	errupt Priority b	oits		
		upt is priority 7 (
	•						
	•						
		upt is priority 1 upt source is dis	ablad				
bit 3		ented: Read as '					
bit 2-0	-			unsfor Complete	htorrupt Driv	arity bite	
DIL 2-0		0>: DMA Chann upt is priority 7 (I)			e interrupt Pric	Dirty Dirs	
	•		ingricot prior				
	•						
	•	unat in main da s 4					
		upt is priority 1					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		U1RXIP<2:0>				SPI1IP<2:0>					
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
—		SPI1EIP<2:0>		—		T3IP<2:0>					
bit 7							bit 0				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'					
-n = Value at POR (1' = Bit is set			'0' = Bit is cle		x = Bit is unkn	own					
bit 15	Unimplemer	nted: Read as 'd	כי								
bit 14-12	U1RXIP<2:0	>: UART1 Rece	eiver Interrupt	Priority bits							
	111 = Interru	ıpt is priority 7 (I	highest priori	ty interrupt)							
	•										
	•										
		001 = Interrupt is priority 1 000 = Interrupt source is disabled									
		•									
bit 11	Unimplemented: Read as '0'										
bit 10-8	SPI1IP<2:0>: SPI1 Event Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	001 = Interrupt is priority 1 000 = Interrupt source is disabled										
bit 7		nted: Read as '(
bit 6-4	SPI1EIP<2:0	>: SPI1 Error Ir	nterrupt Priori	ity bits							
	111 = Interru	pt is priority 7 (I	highest priori	ty interrupt)							
	•										
	•	•									
		pt is priority 1									
		pt source is dis									
bit 3	-	nted: Read as '									
bit 2-0		Fimer3 Interrupt 1pt is priority 7 (I	-	ty intorrupt)							
	•	ipt is priority 7 (i	nignest phon	ty interrupt)							
	•										
	•										
	•	ıpt is priority 1									

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0					
_	_	_	_	—		DMA1IP<2:0>						
bit 15					•		bit 8					
	D/M/ 4	D/M/ O	DANO			DAMO	DANO					
U-0	R/W-1	R/W-0 AD1IP<2:0>	R/W-0	U-0	R/W-1	R/W-0 U1TXIP<2:0>	R/W-0					
		ADTIP<2.0>				011716<2.0>	bit					
bit 7							DI					
Legend:												
R = Readab	ole bit	W = Writable bit		U = Unimpler	mented bit, rea	id as '0'						
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown					
bit 15-11	Unimpleme	nted: Read as '	0'									
bit 10-8	DMA1IP<2:0	DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits										
	111 = Interru	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>										
	•	•										
	•											
	• 001 = Interrupt is priority 1											
		upt is priority i upt source is dis	abled									
bit 7		nted: Read as '										
	-			a late way und Daia								
bit 6-4		AD1IP<2:0>: ADC1 Conversion Complete Interrupt Priority bits										
		111 = Interrupt is priority 7 (highest priority interrupt)										
	•											
	•	•										
	001 = Interru	001 = Interrupt is priority 1										
	000 = Interru	000 = Interrupt source is disabled										
bit 3	Unimpleme	nted: Read as '	0'									
bit 2-0	U1TXIP<2:0	>: UART1 Trans	smitter Interru	upt Priority bits								
		upt is priority 7 (
	•											
	•											
	•											
		upt is priority 1										

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
—		CNIP<2:0>		_		CMIP<2:0>					
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
— L:1 7		MI2C1IP<2:0>		—		SI2C1IP<2:0>	L:4 (
bit 7							bit (
Legend:											
R = Readabl	le bit	W = Writable b	oit	U = Unimple	mented bit, re	ad as '0'					
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown				
bit 15	Inimalana	nted: Deed of fr	,								
	-	ented: Read as '0									
bit 14-12	CNIP<2:0>: Change Notification Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)										
	111 = Interr	rupt is priority 7 (r	nghest priori	ty interrupt)							
	•										
	•										
		rupt is priority 1 rupt source is disa	abled								
bit 11	Unimpleme	ented: Read as '0)'								
bit 10-8	CMIP<2:0>: Comparator Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)										
	• 001 = Interrupt is priority 1 000 = Interrupt source is disabled										
bit 7		ented: Read as '0									
bit 6-4	-	:0>: I2C1 Master		rupt Priority bits	S						
		rupt is priority 7 (h									
	•		•								
	•										
		rupt is priority 1 rupt source is disa	abled								
bit 3		ented: Read as '0									
	-			Int Priority hite							
bit 2-0	SI2C1IP<2:0>: I2C1 Slave Events Interrupt Priority bits										
	111 - Intorr	runt is priority 7 (k	niahest priori	ty interrunt)							
	111 = Interr •	rupt is priority 7 (h	nighest priori	ty interrupt)							
	111 = Interr •	rupt is priority 7 (ł	nighest priori	ty interrupt)							

001 = Interrupt is priority 1 000 = Interrupt source is disabled

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		IC8IP<2:0>		—		IC7IP<2:0>					
bit 15							bit 8				
U-0	U-1	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0				
	—	—	_	—		INT1IP<2:0>					
bit 7							bit				
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, re	ad as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own				
bit 15	Unimplemen	ted: Read as ')'								
bit 14-12	IC8IP<2:0>:	nput Capture C	hannel 8 Inte	rrupt Priority b	its						
	111 = Interru	pt is priority 7 (I	nighest priorit	y interrupt)							
	•										
	•										
	001 = Interru	pt is priority 1									
	000 = Interru	pt source is dis	abled								
bit 11	Unimplemen	ted: Read as ')'								
bit 10-8		IC7IP<2:0>: Input Capture Channel 7 Interrupt Priority bits									
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>										
	•										
	•										
		001 = Interrupt is priority 1									
	-	pt source is dis									
bit 7-3	-	ted: Read as '									
bit 2-0		External Interr									
	111 = Interru	pt is priority 7 (I	highest priorit	y interrupt)							
	•										
	•										
	001 = Interrup										
	000 = Interru	pt source is dis	abled								

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_		T4IP<2:0>		_		OC4IP<2:0>				
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—		OC3IP<2:0>		—		DMA2IP<2:0>				
bit 7							bit (
Legend:			L:4	II Inimula	un a mén al la it i un					
R = Readab		W = Writable		-	mented bit, re					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	IOWN			
bit 15	Unimpleme	nted: Read as '	י)							
bit 14-12	•	Timer4 Interrupt								
		upt is priority 7 (I	•	v interrupt)						
	•	-F		,						
	•									
	•	unt in priority 1								
		upt is priority 1 upt source is dis	abled							
bit 11		nted: Read as '								
bit 10-8	OC4IP<2:0>: Output Compare Channel 4 Interrupt Priority bits									
	111 = Interru	upt is priority 7 (I	highest priorit	y interrupt)						
	•									
	•									
	001 = Interru	upt is priority 1								
		upt source is dis	abled							
bit 7	Unimpleme	nted: Read as '	כי							
bit 6-4	OC3IP<2:0>	: Output Compa	re Channel 3	Interrupt Prior	rity bits					
	111 = Interru	upt is priority 7 (I	highest priorit	y interrupt)						
	•									
	•									
		upt is priority 1								
		upt source is dis	abled							
bit 3	Unimpleme	nted: Read as '	כי							
bit 2-0	DMA2IP<2:0	>: DMA Channe	el 2 Data Tra	nsfer Complete	e Interrupt Prid	ority bits				
	111 = Interru	upt is priority 7 (I	highest priorit	y interrupt)						
	•									
	•									
	001 = Interru	upt is priority 1								
		upt source is dis								

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
_		U2TXIP<2:0>		_		U2RXIP<2:0>			
bit 15					•		bit 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
_		INT2IP<2:0>				T5IP<2:0>			
bit 7							bit (
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimple	emented bit, rea	ad as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown		
bit 15	Unimpleme	nted: Read as '	0'						
bit 14-12		>: UART2 Trans							
	111 = Interr	upt is priority 7 (nignest prior	ty interrupt)					
	•								
	•								
		upt is priority 1	oblad						
L:1 4 4		upt source is dis							
bit 11	-	nted: Read as '		t Driarity hita					
bit 10-8		I>: UART2 Rece upt is priority 7 (-	-					
	•		nighest phon	ty interrupt)					
	•								
	•								
	001 = Interrupt is priority 1 000 = Interrupt source is disabled								
bit 7		nted: Read as '							
bit 6-4	-	: External Interi		, hits					
		upt is priority 7 (
	•		ingridet prior	ty interrupty					
	•								
	• 001 – Interr	upt is priority 1							
		upt is phonty i upt source is dis	abled						
bit 3		nted: Read as '							
bit 2-0	-	Timer5 Interrupt							
		upt is priority 7 (•	ty interrupt)					
	•	·		• •					
	•								
	• 001 = Intern	upt is priority 1							

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
		C1IP<2:0> ⁽¹⁾		—		C1RXIP<2:0>(1)					
bit 15					I		bit 8					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_		SPI2IP<2:0>		—		SPI2EIP<2:0>						
bit 7							bit (
Legend:												
R = Readab		W = Writable			mented bit, re							
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 15	Unimpleme	nted: Read as '	ר'									
bit 14-12	-	ECAN1 Event In		ty hits(1)								
510 11 12		pt is priority 7 (I	-	-								
	•	.pe pej . (.	inglicet priori	.,								
	•	•										
	• 001 – Interru	pt is priority 1										
		ipt source is dis	abled									
bit 11	Unimpleme	nted: Read as '	כי									
bit 10-8	C1RXIP<2:0>: ECAN1 Receive Data Ready Interrupt Priority bits ⁽¹⁾											
	111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	•											
		pt is priority 1										
		pt source is dis										
bit 7	-	nted: Read as '										
bit 6-4		: SPI2 Event Int	•									
		pt is priority 7 (I	nignest priori	ly interrupt)								
	•											
	•											
		ipt is priority 1 ipt source is dis	abled									
bit 3		nted: Read as '(
bit 2-0	-	>: SPI2 Error Ir		ty bits								
		pt is priority 7 (I	-	-								
	•											
	•											
	-	unt in uniquity of										
	001 = interru	pt is priority 1										

Note 1: Interrupts disabled on devices without ECAN[™] modules.

REGISTER 7-24: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	_	_	_	—	—	_	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0	
_	—		_	_		DMA3IP<2:0>		
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit U = Un			U = Unimplemented bit, read as '0'					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-3 Unimplemented: Read as '0'

bit 2-0

DMA3IP<2:0>: DMA Channel 3 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)

•

•

001 = Interrupt is priority 1

REGISTER 7-25:	IPC11: INTERRUPT PRIORITY CONTROL REGISTER 11
----------------	--

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—			—			DMA4IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—		PMPIP<2:0>				—	—
bit 7							bit C
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared x = Bit is unknown		
	• • 001 = Interr	upt is priority 7(upt is priority 1 upt source is dis		ty interrupt)			
bit 7		nted: Read as '					
bit 6-4	111 = Interr • • 001 = Interr	>: Parallel Maste upt is priority 7 (upt is priority 1	highest priori				
1.11.0.0		upt source is dis					

bit 3-0 Unimplemented: Read as '0'

REGISTER	7-26: IPC15	5: INTERRUPT	PRIORITY	CONTROL	REGISTER 15		
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	_	—		RTCIP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
		DMA5IP<2:0>			—	_	_
bit 7							bit (
Legend:							
R = Readable bit W = Writable bit				U = Unimplei	mented bit, read	l as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-11 bit 10-8	RTCIP<2:0> 111 = Interro • •	nted: Read as ' : Real-Time Clo upt is priority 7 (l upt is priority 1	ck and Caler	•	lag Status bits		
	000 = Interru	upt source is dis					
bit 7	•	nted: Read as '					
bit 6-4)>: DMA Chann upt is priority 7 (l		•	Interrupt Priori	ty bits	

REGISTER 7-26: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

000 = Interrupt source is disabledbit 3-0Unimplemented: Read as '0'

001 = Interrupt is priority 1

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_		CRCIP<2:0>				U2EIP<2:0>				
bit 15					•		bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
—		U1EIP<2:0>		—	—	—	—			
bit 7							bit (
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown			
bit 15	Unimpleme	nted: Read as '	0'							
bit 14-12		CRC Generation			ty bits					
	111 = Interru	upt is priority 7 (highest priorit	y interrupt)						
	•									
	•									
		upt is priority 1 upt source is dis	abled							
bit 11		nted: Read as '								
bit 10-8	=			itv bits						
		U2EIP<2:0>: UART2 Error Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)								
	•		•	,						
	•									
	• 001 – Interri	upt is priority 1								
		upt is priority i upt source is dis	abled							
bit 7		nted: Read as '								
bit 6-4	U1EIP<2:0>	UART1 Error I	nterrupt Prior	ity bits						
		upt is priority 7 (•	•						
	•									
	•									
	• 001 – Intern	upt is priority 1								
		upt is priority i upt source is dis	abled							

Unimplemented: Read as '0'

bit 3-0

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0		
_	_	_		_		C1TXIP<2:0>(1)			
bit 15	- I	I					bit 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
—		DMA7IP<2:0>				DMA6IP<2:0>			
bit 7							bit (
Legend:									
R = Readab	ole bit	W = Writable I	oit	U = Unimpler	mented bit, rea	ıd as '0'			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown		
bit 15-11	Unimplemer	nted: Read as 'o)'						
bit 10-8	C1TXIP<2:0	>: ECAN1 Trans	mit Data Re	quest Interrupt	Priority bits ⁽¹⁾				
	111 = Interru	upt is priority 7 (ł	nighest priori	ty interrupt)					
	•								
	•								
	• 001 - Intorru	unt in priority 1							
		upt is priority 1 upt source is disa	abled						
bit 7		nted: Read as '(
bit 6-4	-			nsfer Complete	Interrupt Prio	rity hits			
	DMA7IP<2:0>: DMA Channel 7 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)								
	•		lightest phon	ty interrupt)					
	•								
	•								
		upt is priority 1							
	000 = Interru	upt source is disa	abled						
bit 3	Unimplemer	nted: Read as 'd)'						
bit 2-0	DMA6IP<2:0	>: DMA Channe	el 6 Data Tra	nsfer Complete	Interrupt Prio	rity bits			
	111 = Interru	upt is priority 7 (ł	nighest priori	ty interrupt)					
	•								
	•								
	•								
		upt is priority 1	ablad						
	000 = interru	upt source is disa	abied						

Note 1: Interrupts disabled on devices without ECAN[™] modules.

REGISTER 7-29: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0	
—	_	—	—		IL	R<3:0>		
bit 15							bit 8	
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
—				VECNUM<6:0	>			
bit 7							bit 0	
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, re	ad as '0'		
-n = Value at	= Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			
	1111 = CPU • • 0001 = CPU	2U Interrupt Priorit Interrupt Priorit Interrupt Priorit Interrupt Priorit	y Level is 15 y Level is 1					
bit 7	Unimplemer	nted: Read as '	0'					
bit 6-0	0111111 = • •	ector Number o nterrupt Vector nterrupt Vector	pending is nu	imber 135				

7.4 Interrupt Setup Procedures

7.4.1 INITIALIZATION

To configure an interrupt source at initialization:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level depends on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources can be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

7.4.2 INTERRUPT SERVICE ROUTINE

The method used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language (C or assembler) and the language development tool suite used to develop the application.

In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the program re-enters the ISR immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using this procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value 0xOE with SRL.

To enable user interrupts, the ${\tt POP}$ instruction can be used to restore the previous SR value.

Note:	Only user interrupts with a priority level of			
	7 or lower can be disabled. Trap sources			
	(level 8-level 15) cannot be disabled.			

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

8.0 DIRECT MEMORY ACCESS (DMA)

- **Note 1:** This data sheet summarizes the features PIC24HJ32GP302/304, the of PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 38. "Direct Memory Access (DMA) (Part III)" (DS70215) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., UART Receive register, Input Capture 1 buffer), and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 peripherals that can utilize DMA are listed in Table 8-1.

Peripheral to DMA Association	DMAxREQ Register IRQSEL<6:0> Bits	DMAxPAD Register Values to Read from Peripheral	DMAxPAD Register Values to Write to Peripheral
INT0 – External Interrupt 0	000000	—	_
IC1 – Input Capture 1	0000001	0x0140 (IC1BUF)	—
OC1 – Output Compare 1 Data	0000010	—	0x0182 (OC1R)
OC1 – Output Compare 1 Secondary Data	0000010	—	0x0180 (OC1RS)
IC2 – Input Capture 2	0000101	0x0144 (IC2BUF)	—
OC2 – Output Compare 2 Data	0000110	—	0x0188 (OC2R)
OC2 – Output Compare 2 Secondary Data	0000110	—	0x0186 (OC2RS)
TMR2 – Timer2	0000111	—	—
TMR3 – Timer3	0001000	—	—
SPI1 – Transfer Done	0001010	0x0248 (SPI1BUF)	0x0248 (SPI1BUF)
UART1RX – UART1 Receiver	0001011	0x0226 (U1RXREG)	—
UART1TX – UART1 Transmitter	0001100	—	0x0224 (U1TXREG)
ADC1 – ADC1 Convert Done	0001101	0x0300 (ADC1BUF0)	—
UART2RX – UART2 Receiver	0011110	0x0236 (U2RXREG)	—
UART2TX – UART2 Transmitter	0011111	—	0x0234 (U2TXREG)
SPI2 – Transfer Done	0100001	0x0268 (SPI2BUF)	0x0268 (SPI2BUF)
ECAN1 – RX Data Ready	0100010	0x0440 (C1RXD)	—
PMP – Master Data Transfer	0101101	0x0608 (PMDIN1)	0x0608 (PMDIN1)
ECAN1 – TX Data Request	1000110	—	0x0442 (C1TXD)

TABLE 8-1: DMA CHANNEL TO PERIPHERAL ASSOCIATIONS

The DMA controller features eight identical data transfer channels.

Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- Eight DMA channels
- Register Indirect with Post-increment Addressing mode
- Register Indirect without Post-increment Addressing mode
- Peripheral Indirect Addressing mode (peripheral generates destination address)
- CPU interrupt after half or full block transfer complete

- Byte or word transfers
- · Fixed priority channel arbitration
- Manual (software) or Automatic (peripheral DMA requests) transfer initiation
- One-Shot or Auto-Repeat block transfer modes
- Ping-Pong mode (automatic switch between two DPSRAM start addresses after each block transfer complete)
- DMA request for each channel can be selected from any supported interrupt source
- Debug support features

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.




FIGURE 8-1: TOP LEVEL SYSTEM ARCHITECTURE USING A DEDICATED TRANSACTION BUS

8.1 DMAC Registers

Each DMAC Channel x (x = 0, 1, 2, 3, 4, 5, 6 or 7) contains the following registers:

- A 16-bit DMA Channel Control register (DMAxCON)
- A 16-bit DMA Channel IRQ Select register (DMAxREQ)
- A 16-bit DMA RAM Primary Start Address register (DMAxSTA)
- A 16-bit DMA RAM Secondary Start Address register (DMAxSTB)
- A 16-bit DMA Peripheral Address register (DMAxPAD)
- A 10-bit DMA Transfer Count register (DMAxCNT)

An additional pair of status registers, DMACS0 and DMACS1, are common to all DMAC channels. DMACS0 contains the DMA RAM and SFR write collision flags, XWCOLx and PWCOLx, respectively. DMACS1 indicates DMA channel and Ping-Pong mode status.

The DMAxCON, DMAxREQ, DMAxPAD and DMAxCNT are all conventional read/write registers. Reads of DMAxSTA or DMAxSTB reads the contents of the DMA RAM Address register. Writes to DMAxSTA or DMAxSTB write to the registers. This allows the user to determine the DMA buffer pointer value (address) at any time.

The interrupt flags (DMAxIF) are located in an IFSx register in the interrupt controller. The corresponding interrupt enable control bits (DMAxIE) are located in an IECx register in the interrupt controller, and the corresponding interrupt priority control bits (DMAxIP) are located in an IPCx register in the interrupt controller.

REGISTER 8	S-1: DIVIAX	CON: DMA C	HANNEL X	CONTROL R	EGISTER		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CHEN	SIZE	DIR	HALF	NULLW	—	—	_
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
_	_	AMOD	E<1:0>		_	MODE	<1:0>
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15 bit 14	CHEN: Channel e 1 = Channel e 0 = Channel e SIZE: Data Tu 1 = Byte	enabled					
bit 13	1 = Read from	n DMA RAM ad	ddress, write	ation bus select to peripheral ad	dress		
bit 12				o DMA RAM ad errupt Select bit			
	1 = Initiate blo	ock transfer co	mplete interru	pt when half of the the second s	the data has b		
bit 11	NULLW: Null	Data Periphera write to periphe	al Write Mode	Select bit		nust also be cle	ar)
bit 10-6	Unimplemen	ted: Read as '	0'				
bit 5-4	AMODE<1:0	-: DMA Chann	el Operating l	Mode Select bit	S		
	10 = Peripher 01 = Register	d (acts as Peri al Indirect Add Indirect withou Indirect with F	ressing mode ut Post-Increr	nent mode	ode)		
bit 3-2	Unimplemen	ted: Read as '	0'				
bit 1-0	11 = One-Sho 10 = Continuo 01 = One-Sho		nodes enable modes enable nodes disable	led ed	ansfer from/to e	each DMA RAM	buffer)

REGISTER 8-1: DMAxCON: DMA CHANNEL x CONTROL REGISTER

REGISTER 8-2: DM	IAXREQ: DMA CHANNEL X IRQ SELECT REGISTER
------------------	---

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
FORCE ⁽¹⁾	_	—	_	_	—		—
bit 15				·			bit 8
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
				IRQSEL<6:0>	(2)		
bit 7	·						bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	leared x = Bit is unknown		
bit 15	FORCE: For	ce DMA Transfe	er bit ⁽¹⁾				
	1 = Force a s	ingle DMA trans	sfer (Manual	mode)			

0 = Automatic DMA transfer initiation by DMA request
 bit 14-7 Unimplemented: Read as '0'
 bit 6-0 IRQSEL<6:0>: DMA Peripheral IRQ Number Select bits⁽²⁾
 0000000-1111111 = DMAIRQ0-DMAIRQ127 selected to be Channel DMAREQ

Note 1: The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.

2: Refer to Table 7-1 for a complete listing of IRQ numbers for all interrupt sources.

REGISTER 8-3: DMAxSTA: DMA CHANNEL x RAM START ADDRESS REGISTER A⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			STA	<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			STA	<7:0>				
bit 7							bit 0	
Legend:								
R = Readable I	R = Readable bit W = Writable bit		bit	U = Unimplen	nented bit, rea	d as '0'	bit 0	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared		ared	x = Bit is unkr	nown				

bit 15-0 STA<15:0>: Primary DMA RAM Start Address bits (source or destination)

Note 1: A read of this address register returns the current contents of the DMA RAM Address register, not the contents written to STA<15:0>. If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-4: DMAXSTB: DMA CHANNEL x RAM START ADDRESS REGISTER B⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STB	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STE	3<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit $W = Writable bit$			bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 STB<15:0>: Secondary DMA RAM Start Address bits (source or destination)

Note 1: A read of this address register returns the current contents of the DMA RAM Address register, not the contents written to STB<15:0>. If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-5: DMAXPAD: DMA CHANNEL x PERIPHERAL ADDRESS REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	0<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown

bit 15-0 PAD<15:0>: Peripheral Address Register bits

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-6: DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
	_	—	—	—	—	CNT<	9:8> (2)
bit 15				-			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CNT	<7:0> ⁽²⁾			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits⁽²⁾

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

2: Number of DMA transfers = CNT<9:0> + 1.

bit 15 bit R/C-0 R/	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0		
R/C-0 R/C-0 <th< td=""><td>PWCOL7</td><td>PWCOL6</td><td>PWCOL5</td><td>PWCOL4</td><td>PWCOL3</td><td>PWCOL2</td><td>PWCOL1</td><td>PWCOL0</td></th<>	PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0		
XWCOL7 XWCOL6 XWCOL5 XWCOL4 XWCOL3 XWCOL2 XWCOL1 XWCOL0 bit 7	bit 15							bit a		
XWCOL7 XWCOL6 XWCOL5 XWCOL4 XWCOL3 XWCOL2 XWCOL1 XWCOL0 bit 7	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0		
bit 7 bit Legend: C = Clear only bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PWCOL7: Channel 7 Peripheral Write Collision Flag bit 1 = Write collision detected 0 = No write collisio			1	1			1	XWCOL0		
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' in = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 PWC0L7: Channel 7 Peripheral Write Collision Flag bit 1 write collision detected 0 = No write collision detected 0 = No write collision detected 0 No write collision detected 0 = No write collision detected 0 = No write collision detected 0 No write collision detected 0 = No write collision detected 0 = No write collision detected 0 No write collision detected 0 = No write collision detected 0 = No write collision detected 0 No write collision detected 0 = No write collision detected 0 = No write collision detected 0 No write collision detected 0 = No write collision detected 0 = No write collision detected 0 No write collision detected 0 = No write collision detected 0 = No write collision detected 0 No write collision detected 0 = No write collision detected 0 = No write collision detected 0 No write collision detected 0 = No write collision detected 0 = No write collision detected 0 No write collision detected 0 =	bit 7					I		bit		
n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown point 15 PWCOL7: Channel 7 Peripheral Write Collision Flag bit 1 1 1 = Write collision detected 0' = Bit is cleared x = Bit is unknown point 14 PWCOL5: Channel 6 Peripheral Write Collision Flag bit 1 x = Write collision detected point 13 PWCOL5: Channel 5 Peripheral Write Collision Flag bit 1 x = Write collision detected point 13 PWCOL4: Channel 4 Peripheral Write Collision Flag bit 1 x = Write collision detected point 12 PWCOL3: Channel 3 Peripheral Write Collision Flag bit 1 x = Write collision detected point 14 PWCOL3: Channel 3 Peripheral Write Collision Flag bit 1 x = Write collision detected point 10 PWCOL1: Channel 3 Peripheral Write Collision Flag bit 1 x = Write collision detected point 10 PWCOL1: Channel 1 Peripheral Write Collision Flag bit 1 x = Write collision detected point 15 PWCOL1: Channel 1 Peripheral Write Collision Flag bit 1 x = Write collision detected point 3 PWCOL1: Channel 1 Peripheral Write Collision Flag bit 1 x = Write collision detected point 4 Write	Legend:				C = Cle	ar only bit				
bit 15 PWCOL7: Channel 7 Peripheral Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected	R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'			
1 = Write collision detected 0 = No write collision detected	-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
1 = Write collision detected 0 = No write collision detected	bit 15	PWCOL7: Cr	nannel 7 Periph	eral Write Col	llision Flag bit					
1 = Write collision detected 0 = No write collision detected		1 = Write coll	ision detected							
 No write collision detected PWCOL5: Channel 5 Peripheral Write Collision Flag bit = Write collision detected = No write collision detected = No write collision detected = Write collision detected = Write collision detected = Write collision detected = No write collision detected = Write collision detected = Write collision detected = Write collision detected = No write collision detected	bit 14	PWCOL6: Ch	nannel 6 Periph	neral Write Col	llision Flag bit					
1 = Write collision detected 0 = No write collision detected				ed	-					
0 = No write collision detected bit 12 PWCOL4: Channel 4 Peripheral Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected <td>bit 13</td> <td>PWCOL5: Ch</td> <td>nannel 5 Periph</td> <td>neral Write Col</td> <td>llision Flag bit</td> <td></td> <td></td> <td></td>	bit 13	PWCOL5: Ch	nannel 5 Periph	neral Write Col	llision Flag bit					
1 = Write collision detected 0 = No write collision detected		1 = Write coll	ision detected		0					
0 = No write collision detected bit 11 PWCOL3: Channel 3 Peripheral Write Collision Flag bit 1 = Write collision detected 0 0 = No write collision detected 0 bit 10 PWCOL2: Channel 2 Peripheral Write Collision Flag bit 1 = Write collision detected 0 0 = No write collision detected 0 <tr< td=""><td>bit 12</td><td>PWCOL4: Ch</td><td>nannel 4 Periph</td><td>neral Write Col</td><td>llision Flag bit</td><td></td><td></td><td></td></tr<>	bit 12	PWCOL4: Ch	nannel 4 Periph	neral Write Col	llision Flag bit					
 1 = Write collision detected 0 = No writ				ed	-					
 1 = Write collision detected 0 = No writ	bit 11	PWCOL3: Ch	nannel 3 Periph	neral Write Col	llision Flag bit					
bit 10 PWCOL2: Channel 2 Peripheral Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected bit 9 PWCOL1: Channel 1 Peripheral Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected 0 = No write collision detected										
1 = Write collision detected 0 = No write collision detected bit 9 PWCOL1: Channel 1 Peripheral Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected bit 8 PWCOL0: Channel 0 Peripheral Write Collision Flag bit 1 = Write collision detected 0 = No write collision d		0 = No write of 0	collision detected	ed						
 a No write collision detected bit 9 PWCOL1: Channel 1 Peripheral Write Collision Flag bit a Write collision detected bit 8 PWCOL0: Channel 0 Peripheral Write Collision Flag bit 	bit 10	-								
 1 = Write collision detected 0 = No write collision detected 1 = Write collision detected 1 = Write collision detected 1 = Write collision detected 				ed						
 0 = No write collision detected bit 8 PWCOL0: Channel 0 Peripheral Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected bit 7 XWCOL7: Channel 7 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected 1 = Write collision detected 0 = No write collision detected 0 = No write collision detected 	bit 9	PWCOL1: Ch	nannel 1 Periph	eral Write Col	llision Flag bit					
 1 = Write collision detected 0 = No write collision detected 0 = No write collision detected 1 = Write collision detected 0 = No write collision detected 1 = Write collision detected 				ed						
0 = No write collision detected bit 7 XWCOL7: Channel 7 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected bit 6 XWCOL6: Channel 6 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected bit 5 XWCOL5: Channel 5 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected bit 4 XWCOL4: Channel 4 DMA RAM Write Collision Flag bit 1 = Write collision detected 1 = Write collision detected	bit 8	PWCOL0: Ch	nannel 0 Periph	neral Write Col	llision Flag bit					
bit 7 XWCOL7: Channel 7 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected bit 6 XWCOL6: Channel 6 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected bit 5 XWCOL5: Channel 5 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected bit 5 XWCOL5: Channel 5 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected bit 4 XWCOL4: Channel 4 DMA RAM Write Collision Flag bit 1 = Write collision detected 1 = Write collision detected		1 = Write coll	ision detected							
 1 = Write collision detected 0 = No write collision detected bit 6 XWCOL6: Channel 6 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected bit 5 XWCOL5: Channel 5 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected 0 = No write collision detected 1 = Write collision detected 		0 = No write of 0	collision detected	ed						
 0 = No write collision detected XWCOL6: Channel 6 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected xWCOL5: Channel 5 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected 0 = No write collision detected 1 = Write collision detected i = Write collision detected 	bit 7			RAM Write Co	llision Flag bit					
 1 = Write collision detected 0 = No write collision detected 5 XWCOL5: Channel 5 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected wwcoL4: Channel 4 DMA RAM Write Collision Flag bit 1 = Write collision detected 				ed						
0 = No write collision detected bit 5 XWCOL5: Channel 5 DMA RAM Write Collision Flag bit 1 = Write collision detected 0 = No write collision detected bit 4 XWCOL4: Channel 4 DMA RAM Write Collision Flag bit 1 = Write collision detected	bit 6	XWCOL6: Ch	nannel 6 DMA I	RAM Write Co	llision Flag bit					
1 = Write collision detected 0 = No write collision detected bit 4 XWCOL4: Channel 4 DMA RAM Write Collision Flag bit 1 = Write collision detected				ed						
0 = No write collision detected wit 4 XWCOL4: Channel 4 DMA RAM Write Collision Flag bit 1 = Write collision detected	bit 5	XWCOL5: Ch	nannel 5 DMA I	RAM Write Co	llision Flag bit					
bit 4 XWCOL4: Channel 4 DMA RAM Write Collision Flag bit 1 = Write collision detected										
1 = Write collision detected										
	bit 4			RAM Write Co	llision Flag bit					
				ed						

REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0

REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0 (CONTINUED)

bit 3	XWCOL3: Channel 3 DMA RAM Write Collision Flag bit
	1 = Write collision detected 0 = No write collision detected
bit 2	XWCOL2: Channel 2 DMA RAM Write Collision Flag bit
	1 = Write collision detected
	0 = No write collision detected
bit 1	XWCOL1: Channel 1 DMA RAM Write Collision Flag bit
	1 = Write collision detected
	0 = No write collision detected
bit 0	XWCOL0: Channel 0 DMA RAM Write Collision Flag bit
	1 = Write collision detected

0 = No write collision detected

REGISTER	8-8: DMAC	S1: DMA CO	NTROLLER	STATUS RE	GISTER 1		
U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1
_		—	—		LSTC	H<3:0>	
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	nown
bit 15-12	Unimplemen	ted: Read as '	0'				
bit 11-8	-	: Last DMA Ch		oits			
				ice system Res	set		
	1110-1000 =			ý			
		data transfer w					
		data transfer w					
		data transfer wa data transfer wa					
		data transfer w					
		data transfer w					
	0001 = Last o	data transfer wa data transfer wa	as by DMA Ch	nannel 1			
bit 7		nnel 7 Ping-Por	-				
	1 = DMA7ST	B register select A register select	cted	U U			
bit 6		nnel 6 Ping-Por		is Flag bit			
	1 = DMA6ST	B register select A register select	cted	U U			
bit 5		nnel 5 Ping-Por		is Flag bit			
	1 = DMA5ST	B register select A register select	cted				
bit 4		nnel 4 Ping-Por		is Flag bit			
	1 = DMA4ST	B register select A register select	cted				
bit 3		nnel 3 Ping-Por		ıs Flag bit			
	1 = DMA3ST	B register select A register select	cted				
bit 2		nnel 2 Ping-Por		is Flag bit			
	1 = DMA2ST	B register select	cted				
bit 1		nnel 1 Ping-Por		is Flag bit			
		B register selec	•	is r lag bli			
		A register selec					
bit 0		nnel 0 Ping-Por		is Flag hit			
	1 = DMA0ST	B register select A register select	cted	o r iag bit			

DMACS1, DMA CONTROLLED STATUS DECISTED 4 DECISTED 8-8

REGISTER 8-9: DSADR: MOST RECENT DMA RAM ADDRESS

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAD	R<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAD)R<7:0>			
bit 7							bit 0
Levend							
Legend:							
R = Readable I	bit	W = Writable bit	t	U = Unimplemen	ited bit, rea	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleare	d	x = Bit is unkn	nown

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits


NOTES:


9.0 OSCILLATOR CONFIGURATION

- Note 1: This data sheet summarizes the features PIC24HJ32GP302/304 of the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 39. "Oscillator (Part III)" (DS70216) of the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 oscillator system provides:

- External and internal oscillator options as clock sources
- An on-chip Phase-Locked Loop (PLL) to scale the internal operating frequency to the required system clock frequency
- An internal FRC oscillator that can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- An Oscillator Control register (OSCCON)
- Nonvolatile Configuration bits for main oscillator selection.
- A simplified diagram of the oscillator system is shown in Figure 9-1.





9.1 CPU Clocking System

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices provide seven system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with Phase Locked Loop (PLL)
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- · Secondary (LP) Oscillator
- Low-Power RC (LPRC) Oscillator
- · FRC Oscillator with postscaler

9.1.1 SYSTEM CLOCK SOURCES

The Fast RC (FRC) internal oscillator runs at a nominal frequency of 7.37 MHz. User software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The primary oscillator can use one of the following as its clock source:

- Crystal (XT): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- High-Speed Crystal (HS): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- External Clock (EC): External clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The Low-Power RC (LPRC) internal oscIllator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip PLL to provide a wide range of output frequencies for device operation. PLL configuration is described in Section 9.1.3 "PLL Configuration".

The FRC frequency depends on the FRC accuracy (see Table 28-19) and the value of the FRC Oscillator Tuning register (see Register 9-4).

9.1.2 SYSTEM CLOCK SELECTION

The oscillator source used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to Section 25.1 "Configuration Bits" for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Configuration Select bits. POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose among 12 different clock modes, shown in Table 9-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) FOSC is divided by 2 to generate the device instruction clock (FCY) and the peripheral clock time base (FP). FCY defines the operating speed of the device, and speeds up to 40 MHz are supported by the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

EQUATION 9-1: DEVICE OPERATING FREQUENCY

$$FCY = \frac{FOSC}{2}$$

9.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides significant flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 9-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected in the range of 0.8 MHz to 8 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor 'M', by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor 'N2'. This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS. For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by:

EQUATION 9-2: Fosc CALCULATION

$$Fosc = FIN \bullet \left(\frac{M}{N1 \bullet N2}\right)$$


For example, suppose a 10 MHz crystal is being used with the selected oscillator mode of XT with PLL.

- If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz.
- If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz ranged needed.
- If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

EQUATION 9-3: XT WITH PLL MODE EXAMPLE

$$F_{CY} = \frac{F_{OSC}}{2} = \frac{1}{2} \left(\frac{10000000 \bullet 32}{2 \bullet 2} \right) = 40 MIPS$$

FIGURE 9-2: PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04 PLL BLOCK DIAGRAM



Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	See
	Oscillator Source	FOSCIND(1.0)	1103022.02	Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	XX	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	xx	101	1
Secondary (Timer1) Oscillator (Sosc)	Secondary	xx	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	—
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	—
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	—
Primary Oscillator (XT)	Primary	01	010	_
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	XX	001	1
Fast RC Oscillator (FRC)	Internal	xx	000	1

TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER^(1,3)

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y			
—		COSC<2:0>		—		NOSC<2:0> ⁽²⁾				
bit 15							bit 8			
R/W-0	R/W-0	R-0	U-0	R/C-0	U-0	R/W-0	R/W-0			
CLKLOC		LOCK	_	CF	—	LPOSCEN	OSWEN			
bit 7							bit 0			
Legend:		y = Value set	from Configur	ation bits on P	OR	C =	Clear only bit			
R = Reada	able bit	W = Writable	-		nented bit, rea		0.001 0.1.9 2.1			
-n = Value		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own			
bit 15	Unimplemen	ted: Read as ')'							
bit 14-12	COSC<2:0>:	Current Oscilla	tor Selection	bits (read-only)					
		C oscillator (FR		•	,					
		C oscillator (FR		e-by-16						
		ower RC oscilla								
		dary oscillator (,							
		y oscillator (XT, v oscillator (XT		PLL						
		10 = Primary oscillator (XT, HS, EC) 01 = Fast RC Oscillator (FRC) with divide-by-N and PLL (FRCDIVN + PLL)								
		C oscillator (FR		,	,	,				
bit 11	Unimplemen	ted: Read as ')'							
bit 10-8	NOSC<2:0>:	New Oscillator	Selection bits	₃ (2)						
	111 = Fast R	C oscillator (FR	C) with Divide	e-by-n						
		C oscillator (FR		e-by-16						
		ower RC oscilla								
		dary oscillator (y oscillator (XT,		PU						
		y oscillator (XT,								
		C Oscillator (FF		e-by-N and PL	L (FRCDIVN +	· PLL)				
	000 = Fast R	C oscillator (FR	C)							
bit 7	CLKLOCK: C	lock Lock Enal	ole bit							
						SC<7:6>) = 0b01)	<u>)</u>			
		itching is disab				u ala ak awitahin i	_			
1.11.0		•		ock source car	n be modified t	by clock switching	9			
bit 6		ipheral Pin Sel		o peripheral p	in select regist	ers not allowed				
						gisters allowed				
bit 5		ock Status bit (9				
	1 = Indicates	that PLL is in I	ock, or PLL st	art-up timer is	satisfied					
	0 = Indicates	that PLL is out	of lock, start-	up timer is in p	progress or PL	L is disabled				
bit 4	Unimplemen	ted: Read as ')'							
	Writes to this regis									
	in the "dsPIC33F/F	-		-		-				
	Direct clock switch This applies to cloc mode as a transitio	ck switches in e	ither direction	n. In these inst	ances, the app					

3: This register is reset only on a Power-on Reset (POR).

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER^(1,3) (CONTINUED)

- bit 3 CF: Clock Fail Detect bit (read/clear by application)
 - 1 = FSCM has detected clock failure
 - 0 = FSCM has not detected clock failure
- bit 2 Unimplemented: Read as '0'
- bit 1 LPOSCEN: Secondary (LP) Oscillator Enable bit
 - 1 = Enable secondary oscillator
 - 0 = Disable secondary oscillator
- bit 0 OSWEN: Oscillator Switch Enable bit
 - 1 = Request oscillator switch to selection specified by NOSC<2:0> bits
 - 0 = Oscillator switch is complete
- Note 1: Writes to this register require an unlock sequence. Refer to Section 39. "Oscillator (Part III)" (DS70308) in the "dsPIC33F/PIC24H Family Reference Manual" (available from the Microchip website) for details.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
 - 3: This register is reset only on a Power-on Reset (POR).

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0			
ROI		DOZE<2:0>		DOZEN ⁽¹⁾		FRCDIV<2:0>				
oit 15							bit			
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PLLPO	ST<1:0>	—			PLLPRE<4:0>	>				
bit 7							bit			
Legend:		y = Value set	from Configu	ration bits on PC	R					
R = Readable	bit	W = Writable	bit	U = Unimplem	ented bit, read	l as '0'				
n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkn	own			
bit 15		an Interrupt hi								
011 10		er on Interrupt bi		the processor clo	ock/peripheral	clock ratio is so	t to 1·1			
		ts have no effect			copenprierai	CIUCK TALLO IS SE	1.10			
bit 14-12	DOZE<2:0>	Processor Cloo	k Reduction	Select bits						
	111 = Fcy/1	-								
	110 = FCY/6									
	101 = FCY/3									
	100 = FCY/1 011 = FCY/8									
	011 = FCY/8 010 = FCY/4									
	001 = FCY/2									
	000 = FCY/1									
bit 11	DOZEN: DOZE Mode Enable bit ⁽¹⁾									
		ZE<2:0> bits sp or clock/periphe		between the pe o forced to 1:1	ripheral clocks	s and the proces	sor clocks			
bit 10-8	FRCDIV<2:0)>: Internal Fast	RC Oscillato	or Postscaler bits						
	111 = FRC o	divide by 256								
	110 = FRC o	divide by 64								
	101 = FRC o	•								
	100 = FRC (•								
	011 = FRC o 010 = FRC o									
	010 = FRC 0									
		divide by 1 (defa	ult)							
bit 7-6			-	er Select bits (als	o denoted as '	N2', PLL postso	aler)			
	11 = Output/	/8								
	10 = Reserv	ed								
	01 = Output/									
	00 = Output/									
oit 5		nted: Read as '								
bit 4-0	PLLPRE<4:		Detector Inpu	It Divider bits (als	so denoted as	'N1', PLL presc	aler)			
	•	4700								
	•									
	•									
	00001 = Inp	ut/3								


(**a**)

Note 1: This bit is cleared when the ROI bit is set and an interrupt occurs.

2: This register is reset only on a Power-on Reset (POR).

REGISTER	9-3: PLLFE	BD: PLL FEE	DBACK DIV	ISOR REGIS	TER''		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	—	—	—	—		_	PLLDIV<8>
bit 15							bit 8
R/W-0	D/M/ O		R/W-1	R/W-0	R/W-0	R/W-0	D/M/ 0
R/W-U	R/W-0	R/W-1		K/VV-0 V<7:0>	R/W-U	R/W-U	R/W-0
bit 7			PLLD	V<1.0>			bit 0
							DILU
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cleared		x = Bit is unknown	
bit 15-9	Unimplemen	nted: Read as '	0'				
bit 8-0		>: PLL Feedba	ck Divisor bits	(also denoted	as 'M', PLL mu	ltiplier)	
	111111111	= 513					
	•						
	•						
	•	/ / / //					
	000110000:	= 50 (default)					
	•						
	•						
	• 000000010:	4					
		= 4					
	000000001:						

REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER⁽¹⁾



REGISTER 9-4:	OSCTUN: FRC OSCILLATOR TUNING REGISTER ⁽²⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	—	—	—	—	—		
bit 15							bit 8		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	—			TUN	<5:0> ⁽¹⁾				
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	oit	U = Unimplemented bit, read as '0'					
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown		
bit 15-6	Unimplemer	nted: Read as 'o)'						
bit 5-0	TUN<5:0>: F	RC Oscillator T	uning bits ⁽¹⁾						
	111111 = C e	enter frequency	-0.375% (7.34	45 MHz)					
	•								
	•								
	100001 = Ce	enter frequency	-11 625% (6 5	52 MHz)					
	100000 = Center frequency -12% (6.49 MHz) 011111 = Center frequency +11.625% (8.23 MHz)								
	011110 = Center frequency +11.25% (8.20 MHz)								
	•								
	•								

- 000001 = Center frequency +0.375% (7.40 MHz) 000000 = Center frequency (7.37 MHz nominal)
- **Note 1:** OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.
 - 2: This register is reset only on a Power-on Reset (POR).

9.2 Clock Switching Operation

Applications are free to switch among any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects of this flexibility, PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch among the different primary submodes without reprogramming the device.

9.2.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 25.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and FSCM function are disabled. This is the default setting.

The NOSC<2:0> control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC<2:0> bits (OSC-CON<14:12>) reflect the clock source selected by the FNOSC<2:0> Configuration bits FOSCSEL<2:0>.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

9.2.2 OSCILLATOR SWITCHING SEQUENCE

Performing a clock switch requires this basic sequence:

- 1. If required, read the COSC<2:0> bits to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- 3. Write the appropriate value to the NOSC<2:0> control bits for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

After the basic sequence is completed, the system clock hardware responds automatically as follows:

- The clock switching hardware compares the COSC<2:0> status bits with the new value of the NOSC<2:0> control bits. If they are the same, the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- 2. If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF

(OSCCON<3>) status bits are cleared.

- 3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC<2:0> status bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).
 - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
 - 3: Refer to Section 39. "Oscillator (Part III)" (DS70308) in the "dsPIC33F/ PIC24H Family Reference Manual" for details.

9.3 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

If an oscillator fails, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

10.0 POWER-SAVING FEATURES

- **Note 1:** This data sheet summarizes the features PIC24HJ32GP302/304. of the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet. refer to Section 9. "Watchdog Timer and Power Savings Modes" (DS70196) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices can manage power consumption in four ways:

- · Clock frequency
- Instruction-based Sleep and Idle modes
- Software-controlled Doze mode
- Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

10.1 Clock Frequency and Clock Switching

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 9.0 "Oscillator Configuration".

10.2 Instruction-Based Power-Saving Modes

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to wake up.

10.2.1 SLEEP MODE

The following occur in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals can continue to operate. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device wakes up from Sleep mode on any of the these events:

- · Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV#SLEEP_MODE; Put the device into SLEEP modePWRSAV#IDLE_MODE; Put the device into IDLE mode

10.2.2 IDLE MODE

The following occur in Idle mode:

- The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2 to 4 cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

10.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this cannot be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the ECAN module has been configured for 500 kbps based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the ECAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

10.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific PIC MCU variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
T5MD	T4MD	T3MD	T2MD	T1MD	—	_	—
bit 15			•				bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	_	C1MD	AD1MD
bit 7							bit (
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, re	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unk	nown
bit 15	T5MD: Timer	5 Module Disat	ole bit				
		odule is disable odule is enable					
bit 14		4 Module Disat					
		odule is disable odule is enable					
bit 13	T3MD: Timer	3 Module Disat	ole bit				
		odule is disable odule is enable					
bit 12		2 Module Disat					
		odule is disable odule is enable					
bit 11		1 Module Disat					
		odule is disable odule is enable					
bit 10-8	Unimplemen	ted: Read as '	כ'				
bit 7		1 Module Disab	le bit				
		ule is disabled ule is enabled					
bit 6		2 Module Disa	ble bit				
		odule is disabl odule is enable					
bit 5		1 Module Disa					
	-	odule is disabl					
bit 4		2 Module Disal					
		lule is disabled lule is enabled					
bit 3		1 Module Disal	ole bit				
		lule is disabled lule is enabled					
bit 2	Unimplemen	ted: Read as '	כי				
bit 1	-	11 Module Disa					
		nodule is disabl					
bit 0		odule is enable 1 Module Disa					
	-	dule is disable	d				

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

REGISTER	10-2: PMD	2: PERIPHER		E DISABLE C	ONTROL RE	GISTER 2							
R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0						
IC8MD	IC7MD		—	—	_	IC2MD	IC1MD						
bit 15							bit 8						
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0						
_	_	_	_	OC4MD	OC3MD	OC2MD	OC1MD						
bit 7							bit 0						
Legend:													
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'							
-n = Value a	at POR	'1' = Bit is set	1	'0' = Bit is clea		x = Bit is unkr	nown						
							-						
bit 15	IC8MD: Inpu	t Capture 8 Mo	dule Disable bi	t									
		oture 8 module											
	0 = Input Ca	oture 8 module	is enabled										
bit 14		t Capture 2 Mo		t									
		 1 = Input Capture 7 module is disabled 0 = Input Capture 7 module is enabled 											
bit 13-10	-	nted: Read as '											
bit 9	-	t Capture 2 Mo		t									
		oture 2 module oture 2 module											
bit 8	IC1MD: Inpu	t Capture 1 Mo	dule Disable bi	t									
		oture 1 module oture 1 module											
bit 7-4	Unimplemen	ted: Read as '	0'										
bit 3	-			le bit									
	1 = Output C	OC4MD: Output Compare 4 Module Disable bit 1 = Output Compare 4 module is disabled 0 = Output Compare 4 module is enabled											
bit 2	OC3MD: Output Compare 3 Module Disable bit												
	1 = Output Compare 3 module is disabled 0 = Output Compare 3 module is enabled												
bit 1	-	OC2MD: Output Compare 2 Module Disable bit											
	1 = Output C	ompare 2 mod ompare 2 mod	ule is disabled										
bit 0		tput Compare 1		le hit									
		ompare 1 mod											
		ompare 1 mod											

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

REGISTER [·]	10-3: PMD3	3: PERIPHER		E DISABLE C	ONTROL RE	GISTER 3	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	—	—	—	—	CMPMD	RTCCMD	PMPMD
bit 15							bit 8
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
CRCMD	DAC1MD	—		_		_	_
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15-11	Unimplemen	ted: Read as '	0'				
bit 10	CMPMD: Cor	mparator Modu	le Disable bit				
		tor module is d tor module is e					
bit 9	RTCCMD: R	TCC Module Di	sable bit				
		odule is disable odule is enable					
bit 8	PMPMD: PM	P Module Disal	ole bit				
	1 = PMP module is disabled 0 = PMP module is enabled						
bit 7	CRCMD: CRC Module Disable bit						
	1 = CRC module is disabled 0 = CRC module is enabled						
bit 6	DAC1MD: DA	AC1 Module Di	sable bit				
		odule is disable odule is enable	-				
bit 5-0	Unimplemen	ted: Read as '	0'				

NOTES:

11.0 **I/O PORTS**

- Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304. PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 of families devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet. refer to Section 10. "I/O Ports" (DS70193) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

All of the device pins (except VDD, Vss, MCLR and OSC1/CLKI) are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports

Generally a parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.

When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device is disabled. This means the corresponding LATx and TRISx registers and the port pin are read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.




FIGURE 11-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE

11.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See "**Pin Diagrams**" for the available pins and their functionality.

11.3 Configuring Analog Port Pins

The AD1PCFGL and TRIS registers control the operation of the analog-to-digital (A/D) port pins. The port pins that are to function as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

The AD1PCFGL register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

When the PORT register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

11.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be an NOP, as shown in Example 11-1.

11.5 Input Change Notification

The input change notification function of the I/O ports allows the PIC24HJ32GP302/304, PIC24HJ64GPX02/ X04 and PIC24HJ128GPX02/X04 devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, up to 21 external signals (CNx pin) can be selected (enabled) for generating an interrupt request on a change-of-state.

Four control registers are associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source connected to the pin, and eliminate the need for external resistors when push-button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled when the port pin is configured as a digital output.

MOV	0xFF00, WO	;	Configure PORTB<15:8> as inputs
MOV	W0, TRISBB	;	and PORTB<7:0> as outputs
NOP		;	Delay 1 cycle
btss	PORTB, #13	;	Next Instruction

EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

11.6 Peripheral Pin Select

Peripheral pin select configuration enables peripheral set selection and placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, programmers can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The peripheral pin select configuration feature operates over a fixed subset of digital I/O pins. Programmers can independently map the input and/or output of most digital peripherals to any one of these I/O pins. Peripheral pin select is performed in software, and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping, once it has been established.

11.6.1 AVAILABLE PINS

The peripheral pin select feature is used with a range of up to 26 pins. The number of available pins depends on the particular device and its pin count. Pins that support the peripheral pin select feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable pin number.

11.6.2 CONTROLLING PERIPHERAL PIN SELECT

Peripheral pin select features are controlled through two sets of special function registers: one to map peripheral inputs, and another one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

11.6.2.1 Input Mapping

The inputs of the peripheral pin select options are mapped on the basis of the peripheral. A control register associated with a peripheral dictates the pin it is mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-1 through Register 11-14). Each register contains sets of 5-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 5-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of peripheral pin selections supported by the device.

Figure 11-2 illustrates remappable pin selection for U1RX input.





FIGURE 11-2: REMAPPABLE MUX INPUT FOR U1RX



Input Name	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<4:0>
External Interrupt 2	INT2	RPINR1	INT2R<4:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<4:0>
Timer3 External Clock	T3CK	RPINR3	T3CKR<4:0>
Timer4 External Clock	T4CK	RPINR4	T4CKR<4:0>
Timer5 External Clock	T5CK	RPINR4	T5CKR<4:0>
Input Capture 1	IC1	RPINR7	IC1R<4:0>
Input Capture 2	IC2	RPINR7	IC2R<4:0>
Input Capture 7	IC7	RPINR10	IC7R<4:0>
Input Capture 8	IC8	RPINR10	IC8R<4:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<4:0>
UART1 Receive	U1RX	RPINR18	U1RXR<4:0>
UART1 Clear To Send	U1CTS	RPINR18	U1CTSR<4:0>
UART2 Receive	U2RX	RPINR19	U2RXR<4:0>
UART2 Clear To Send	U2CTS	RPINR19	U2CTSR<4:0>
SPI1 Data Input	SDI1	RPINR20	SDI1R<4:0>
SPI1 Clock Input	SCK1	RPINR20	SCK1R<4:0>
SPI1 Slave Select Input	SS1	RPINR21	SS1R<4:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<4:0>
SPI2 Clock Input	SCK2	RPINR22	SCK2R<4:0>
SPI2 Slave Select Input	SS2	RPINR23	SS2R<4:0>
ECAN1 Receive	CIRX	RPINR26	CIRXR<4:0>

TABLE 11-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)⁽¹⁾

Note 1: Unless otherwise noted, all inputs use Schmitt input buffers.

11.6.2.2 Output Mapping

In contrast to inputs, the outputs of the peripheral pin select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 5-bit fields, with each set associated with one RPn pin (see Register 11-15 through Register 11-27). The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table 11-2 and Figure 11-3).

The list of peripherals for output mapping also includes a null value of '00000' because of the mapping technique. This permits any given pin to remain unconnected from the output of any of the pin selectable peripherals.




TABLE 11-2: OUTPUT SELECTION FOR REMAPPABLE PIN (RPn)

Function	RPnR<4:0>	Output Name
NULL	00000	RPn tied to default port pin
C1OUT	00001	RPn tied to Comparator1 Output
C2OUT	00010	RPn tied to Comparator2 Output
U1TX	00011	RPn tied to UART1 Transmit
U1RTS	00100	RPn tied to UART1 Ready To Send
U2TX	00101	RPn tied to UART2 Transmit
U2RTS	00110	RPn tied to UART2 Ready To Send
SDO1	00111	RPn tied to SPI1 Data Output
SCK1	01000	RPn tied to SPI1 Clock Output
SS1	01001	RPn tied to SPI1 Slave Select Output
SDO2	01010	RPn tied to SPI2 Data Output
SCK2	01011	RPn tied to SPI2 Clock Output
SS2	01100	RPn tied to SPI2 Slave Select Output
C1TX	10000	RPn tied to ECAN1 Transmit
OC1	10010	RPn tied to Output Compare 1
OC2	10011	RPn tied to Output Compare 2
OC3	10100	RPn tied to Output Compare 3
OC4	10101	RPn tied to Output Compare 4

11.6.3 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC24H devices include three features to prevent alterations to the peripheral map:

- Control register lock sequence
- Continuous state monitoring
- Configuration bit pin select lock

11.6.3.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:

- 1. Write 0x46 to OSCCON<7:0>.
- 2. Write 0x57 to OSCCON<7:0>.
- 3. Clear (or set) the IOLOCK bit as a single operation.

Note:	MPLAB [®] C30 provides built-in C							
	language functions for unlocking the							
	OSCCON register:							
	builtin_write_OSCCONL(value) builtin_write_OSCCONH(value)							
	See MPLAB Help for more information.							

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the peripheral pin selects to be configured with a single unlock sequence followed by an update to all control registers, then locked with a second lock sequence.

11.6.3.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset is triggered.

11.6.3.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY Configuration bit (FOSC<5>) blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure does not execute, and the peripheral pin select control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows user applications unlimited access (with the proper use of the unlock sequence) to the peripheral pin select registers.

11.7 Peripheral Pin Select Registers

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 family of devices implement 27 registers for remappable peripheral configuration:

- 14 Input Remappable Peripheral Registers:
 - RPINR0-RPINR1, RPINR3-RPINR4, RPINR7, RPINR10-RPINR11, RPINR18-RPINR23 and PRINR26
- 13 Output Remappable Peripheral Registers:
 - RPOR0-RPOR12

Note:	Input and Output Register values can only								
	be	changed	the	IOLOCK		bit			
	(OS	CCON<6>)	is	set	to	'0'.	See		
	Section 11.6.3.1 "Control Register								
	Lock" for a specific command sequence.								

REGISTER 11-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—				INT1R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-13	Unimplemented: Read as '0'
bit 12-8	INT1R<4:0>: Assign External Interrupt 1 (INTR1) to the corresponding RPn pin
	11111 = Input tied to Vss 11001 = Input tied to RP25
	•
	•
	•
	00001 = Input tied to RP1 00000 = Input tied to RP0
bit 7-0	Unimplemented: Read as '0'

REGISTER 11-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_			_	_	—			
bit 15							bit 8	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	_		INT2R<4:0>					
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at P	n = Value at POR (1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				
		- Dit 13 3et						

bit 15-5 Unimplemented: Read as '0'

REGISTER 11-3: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

	-	-	-			-			
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
_	—	—			T3CKR<4:0	>			
bit 15							bit 8		
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
					T2CKR<4:0				
bit 7						-	bit C		
Legend:									
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'			
-n = Value at	t POR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unki	nown		
	• •	out tied to RP25							
	00001 = Input tied to RP1 00000 = Input tied to RP0								
bit 7-5	Unimpleme	nted: Read as '	0'						
bit 4-0	11111 = Inp	>: Assign Timer out tied to Vss out tied to RP25	2 External Clo	ock (T2CK) to t	he correspond	ling RPn pin			
		out tied to RP1 out tied to RP0							

REGISTER	11-4: RPIN	R4: PERIPHE	RAL PIN SE		FREGISTER	4	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		—			T5CKR<4:0	>	
bit 15							bit
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	—			T4CKR<4:0	>	
bit 7							bit
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at	t POR	'1' = Bit is se	t	'0' = Bit is cleared x = Bit is unknown			
bit 12-8	11111 = Inp 11001 = Inp •	>: Assign Time out tied to Vss out tied to RP25			ne correspond	ing KPn pin	
		out tied to RP1 out tied to RP0					
bit 7-5	Unimpleme	nted: Read as	'0'				
bit 4-0	11111 = In p	>: Assign Time out tied to Vss out tied to RP25		ock (T4CK) to t	he correspond	ling RPn pin	

DDINDA, DEDIDUEDAL DIN CELECT INDUT DECISTED A

•

00001 = Input tied to RP1 00000 = Input tied to RP0

REGISTER 11-5:	RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7
----------------	--

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	_			IC2R<4:0>		
bit 15	·						bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	_			IC1R<4:0>		
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	oit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared				ared	x = Bit is unkr	nown	
	• • 00001 = Inpu 00000 = Inpu	ut tied to RP25 ut tied to RP1 ut tied to RP0					
bit 7-5	Unimplemen	ted: Read as ')'				
bit 4-0	11111 = I npu	ut tied to RP25 ut tied to RP1	pture 1 (IC1)	to the correspo	onding RPn pir	1	

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_		_			IC8R<4:0>		
oit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			IC7R<4:0>		
oit 7							bit (
_egend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplei	mented bit, rea	ad as '0'	
n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkno						nown	
bit 12-8	11111 = I npu	•	• • • •	to the correspo	5		
	•						
	00001 = Inpu 00000 = Inpu						
oit 7-5	Unimplemen	ted: Read as	ʻ0'				
oit 4-0	IC7R<4:0>: A	ssign Input Ca	apture 7 (IC7)	to the correspo	onding RPn pir	า	
	11111 = Inpu 11001 = Inpu	it tied to Vss it tied to RP25					
	•						
	•						
	•						
	00001 = Inpu	it tied to RP1					

REGISTER 11-6: RPINR10: PERIPHERAL PIN SELECT INPUT REGISTERS 10

00000 = Input tied to RP0

REGISTER 11-7: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

r							
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		_	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—		_	OCFAR<4:0>				
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable B	oit	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
h							

bit 15-5 Unimplemented: Read as '0'

bit 4-0

OCFAR<4:0>: Assign Output Compare A (OCFA) to the corresponding RPn pin

11111 = Input tied to Vss

11001 = Input tied to RP25

•

•

•

00001 = Input tied to RP1 00000 = Input tied to RP0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	—	_			U1CTSR<4:0	0>		
oit 15							bit	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	_	—			U1RXR<4:0	>		
bit 7							bit (
Legend:								
R = Readabl								
-n = Value at	t POR	'1' = Bit is set	t is set $0' = Bit$ is cleared $x = Bit$ is unknown					
bit 15-13	-	nted: Read as 'o						
bit 12-8)>: Assign UAR	T1 Clear to S	Send (U1CTS) t	o the correspo	onding RPn pin		
	11111 = Inpu							
	11001 = Inp i	ut tied to RP25						
	•							
	•							
	• 00001 = Inpu	it find to PD1						
	00001 = Inpt							
bit 7-5	•	nted: Read as '	o'					
bit 4-0	•	. Assign UART		(1RX) to the cor	respondina R	Pn pin		
	11111 = I npu	•	,	,	1 0			
		ut tied to RP25						
	•							
	•							
	•							
	00001 = Inp u	ut tied to RP1						

REGISTER 11-8: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

00001 = Input tied to RP1 00000 = Input tied to RP0

REGISTER 11-9: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
	—	—			U2CTSR<4:	0>			
bit 15							bit 8		
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
_	_	_			U2RXR<4:0)>			
bit 7							bit 0		
Legend:									
R = Readabl	le bit	W = Writable I							
-n = Value at	t POR	'1' = Bit is set	1' = Bit is set $0' = Bit is cleared$ $x = Bit is unknown$						
	11001 = Inp	ut tied to RP25							
		out tied to RP1 out tied to RP0							
bit 7-5	Unimpleme	nted: Read as 'o)'						
bit 4-0	11111 = I np	>: Assign UART out tied to Vss out tied to RP25	2 Receive (U	2RX) to the co	rresponding R	Pn pin			
		out tied to RP1 out tied to RP0							

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
_	_	_			SCK1R<4:0)>		
oit 15							bit	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	—	—			SDI1R<4:0	>		
bit 7							bit (
Legend:								
R = Readab	le bit	W = Writable						
-n = Value a	t POR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$				
bit 15-13	Unimplemen	ted: Read as '	0'					
bit 12-8	SCK1R<4:0>	: Assign SPI1	Clock Input (S	SCK1) to the co	rresponding F	RPn pin		
	11111 = Inpu							
	11001 = Inpu •	t tied to RP25						
	•							
	•							
	00001 = I npu	t tied to RP1						
	00000 = Inpu							
bit 7-5	Unimplemen	ted: Read as '	0'					
bit 4-0	SDI1R<4:0>:	Assign SPI1 E	ata Input (SD	DI1) to the corre	sponding RPi	n pin		
	11111 = Inpu							
	11001 = Inpu	t tied to RP25						
	•							
	•							
	• 00001 = Inpu	t tipd to PP1						
	00001 = Inpu							

REGISTER 11-10: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

00000 = Input tied to RP0

REGISTER 11-11: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	_	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	—	—	SS1R<4:0>					
bit 7		•					bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown	
			bit	-		bit, read as '0' x = Bit is unknown		

bit 15-5 Unimplemented: Read as '0'

bit 4-0

SS1R<4:0>: Assign SPI1 Slave Select Input (SS1) to the corresponding RPn pin

11111 = Input tied to Vss

11001 = Input tied to RP25

•

•

•

00001 = Input tied to RP1 00000 = Input tied to RP0

REGISTER 11-12: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
—	_	_			SCK2R<4:0	>					
bit 15	÷						bit 8				
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
—	—	—			SDI2R<4:0:	>					
bit 7							bit 0				
Legend:											
R = Readab		W = Writable									
-n = Value a	t POR	'1' = Bit is set	'' = Bit is set'0' = Bit is clearedx = Bit is unknown								
			-1								
bit 15-13	•	nted: Read as '									
bit 12-8		Assign SPI2 (Clock Input (S	SCK2) to the co	prresponding F	Pn pin					
		ut tied to Vss									
	•	ut tied to RP25									
	•										
	•										
	00001 = Input tied to RP1										
	00000 = Inpu	ut tied to RP0									
bit 7-5	Unimplemer	nted: Read as '	כי								
bit 4-0	SDI2R<4:0>:	Assign SPI2 D	ata Input (SD	012) to the corre	sponding RPr	n pin					
		ut tied to Vss									
	11001 = Inp	ut tied to RP25									
	•										
	•										
	•										
		ut tied to RP1 ut tied to RP0									
	00000 = Inpl										

REGISTER 11-13: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—		—	—	—	—	
						bit 8	
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	—	SS2R<4:0>					
						bit 0	
oit	W = Writable	bit	U = Unimplemented bit, read as '0'				
OR	'1' = Bit is set		'0' = Bit is cle	'0' = Bit is cleared x = Bit is unknown			
	U-0 —		— — — U-0 U-0 R/W-1 — — — Dit W = Writable bit	— — — — U-0 U-0 R/W-1 R/W-1 — — — — bit W = Writable bit U = Unimplei	— Image: Constraint of the state of the	— —	

bit 15-5 Unimplemented: Read as '0'

bit 4-0

SS2R<4:0>: Assign SPI2 Slave Select Input (SS2) to the corresponding RPn pin
11111 = Input tied to Vss
11001 = Input tied to RP25

• • 00001 = Input tied to RP1 00000 = Input tied to RP0

REGISTER 11-14: RPINR26: PERIPHERAL PIN SELECT INPUT REGISTER 26⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—	_	—	—	—	_		
bit 15							bit 8	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	—	—	C1RXR<4:0>					
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$		nown		

bit 15-5 Unimplemented: Read as '0'

bit 4-0 C1RXR<4:0>: Assign ECAN1 Receive (C1RX) to the corresponding RPn pin 11111 = Input tied to Vss 11001 = Input tied to RP25 • • • 00001 = Input tied to RP1 00000 = Input tied to RP0

Note 1: This register is disabled on devices without ECAN[™] modules.

REGISTER 11-15: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTERS 0

-n = Value at F		1' = Bit is set		U = Unimplemented bit, read as '0' '0' = Bit is cleared $x = Bit$ is unknown				
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit rea	nd as '0'		
Legend:								
bit 7							bit (
—	—	—	RP0R<4:0>					
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
bit 15							bit	
—	—	—			RP1R<4:0>	•		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP1R<4:0>:** Peripheral Output Function is Assigned to RP1 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP0R<4:0>:** Peripheral Output Function is Assigned to RP0 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-16: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTERS 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP3R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP2R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP3R<4:0>:** Peripheral Output Function is Assigned to RP3 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP2R<4:0>:** Peripheral Output Function is Assigned to RP2 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-17: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTERS 2

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—			RP5R<4:0>	>		
						bit 8	
		DAMA	DAMA	DANIO	DA440		
<u>U-0</u>	<u>U-0</u>	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—			RP4R<4:0>	•		
						bit 0	
Legend: R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'				
-n = Value at POR (1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	
	U-0 —	— — U-0 U-0 — — Dit W = Writable to	U-0 U-0 R/W-0 — — — bit W = Writable bit W	— — U-0 U-0 — — Dit W = Writable bit U = Unimpler	— — RP5R<4:0> U-0 U-0 R/W-0 R/W-0 — — RP4R<4:0> Dit W = Writable bit U = Unimplemented bit, real	— — RP5R<4:0> U-0 U-0 R/W-0 R/W-0 R/W-0 — — RP4R<4:0> RP4R<4:0>	

bit 12-8	RP5R<4:0>: Peripheral Output Function is Assigned to RP5 Output Pin bits (see Table 11-2 for
	peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP4R<4:0>:** Peripheral Output Function is Assigned to RP4 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-18: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTERS 3

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP7R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP6R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP7R<4:0>:** Peripheral Output Function is Assigned to RP7 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP6R<4:0>:** Peripheral Output Function is Assigned to RP6 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-19: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTERS 4

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—			RP9R<4:0>	>	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP8R<4:0>	>	
bit 7							bit (
Legend:							
R = Readable bit W = Writable b		oit	it U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP9R<4:0>:** Peripheral Output Function is Assigned to RP9 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP8R<4:0>:** Peripheral Output Function is Assigned to RP8 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-20: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTERS 5

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP11R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP10R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP11R<4:0>:** Peripheral Output Function is Assigned to RP11 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP10R<4:0>:** Peripheral Output Function is Assigned to RP10 Output Pin bits (see Table 11-2 for peripheral function numbers)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	_	—			RP13R<4:0	>		
bit 15							bit 8	
			DAM 0	DAMO	DAMO	DAMO	DAMO	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	_		RP12R<4:0>					
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable I	oit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared		x = Bit is unknown		
bit 15-13	Unimplemen	ted: Read as 'o)'					

- bit 12-8 **RP13R<4:0>:** Peripheral Output Function is Assigned to RP13 Output Pin bits (see Table 11-2 for peripheral function numbers)
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **RP12R<4:0>:** Peripheral Output Function is Assigned to RP12 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-22: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTERS 7

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP15R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP14R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP15R<4:0>:** Peripheral Output Function is Assigned to RP15 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP14R<4:0>:** Peripheral Output Function is Assigned to RP14 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-23: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTERS 8⁽¹⁾

bit 12-8		: Peripheral Ounction numbers)	•	n is Assigned to	RP17 Output	Pin bits (see Tal	ole 11-2 for
bit 15-13	Unimplemen	ted: Read as 'o)'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
R = Readable	e bit	W = Writable I	oit	U = Unimplen	nented bit, rea	id as '0'	
Legend:							
bit 7							bit 0
	_	—			RP16R<4:0;	>	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
	—	—			RP17R<4:0:	>	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 **RP16R<4:0>:** Peripheral Output Function is Assigned to RP16 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

REGISTER 11-24: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTERS 9⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—			RP19R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	_			RP18R<4:0>		
bit 7							bit (
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	t POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-8		: Peripheral Ou		is Assigned to	RP19 Output F	Pin bits (see Tal	ble 11-2 for
bit 7-5	Unimplemen	ted: Read as '	0'				
bit 4-0		: Peripheral Ou oction numbers	•	is Assigned to	RP18 Output F	Pin bits (see Tal	ble 11-2 for

Note 1: This register is implemented in 44-pin devices only.

REGISTER 11-25: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTERS 10⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	_			RP21R<4:0	>	
bit 15							bit
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP20R<4:0>				
bit 7							bit
Legend:							
R = Readable bit W = Writable bit		oit	it U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP21R<4:0>:** Peripheral Output Function is Assigned to RP21 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP20R<4:0>:** Peripheral Output Function is Assigned to RP20 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

REGISTER 11-26: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTERS 11⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP23R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—			RP22R<4:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	mented bit, read	l as '0'	

'0' = Bit is cleared

bit 15-13 Unimplemented: Read as '0'

-n = Value at POR

bit 12-8 **RP23R<4:0>:** Peripheral Output Function is Assigned to RP23 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP22R<4:0>:** Peripheral Output Function is Assigned to RP22 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

'1' = Bit is set

x = Bit is unknown

REGISTER 11-27: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTERS 12⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
0-0	0-0	0-0	R/W-0	R/W-U	R/VV-U	R/W-U	R/W-0
		—			RP25R<4:0:	>	
bit 15							bit
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	-	RP24R<4:0>				
bit 7							bit
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	nented bit, rea	ıd as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP25R<4:0>:** Peripheral Output Function is Assigned to RP25 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP24R<4:0>:** Peripheral Output Function is Assigned to RP24 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

12.0 TIMER1

- Note 1: This data sheet summarizes the features PIC24HJ32GP302/304 of the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Timers" (DS70205) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer, which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter.

The Timer1 module has the following unique features over other timers:

- Can be operated from the low power 32 kHz crystal oscillator available on the device
- Can be operated in Asynchronous Counter mode from an external clock source.
- The external clock input (T1CK) can optionally be synchronized to the internal device clock and the clock synchronization is performed after the prescaler.

The unique features of Timer1 allow it to be used for Real Time Clock (RTC) applications. A block diagram of Timer1 is shown in Figure 12-1.

The Timer1 module can operate in one of the following modes:

- Timer mode
- · Gated Timer mode
- Synchronous Counter mode
- Asynchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the T1CK pin.

The Timer modes are determined by the following bits:


- Timer Clock Source Control bit (TCS): T1CON<1>
- Timer Synchronization Control bit (TSYNC): T1CON<2>
- Timer Gate Control bit (TGATE): T1CON<6>

Timer control bit setting for different operating modes are given in the Table 12-1.

TABLE 12-1: TIMER MODE SETTINGS

Mode	TCS	TGATE	TSYNC
Timer	0	0	х
Gated timer	0	1	х
Synchronous counter	1	x	1
Asynchronous counter	1	x	0

FIGURE 12-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM



R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON	—	TSIDL	_	_	—	—				
bit 15							bit			
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0			
	TGATE	TCKPS	S<1:0>		TSYNC	TCS				
bit 7							bit			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own			
bit 15	TON: Timer1	On bit								
	1 = Starts 16									
	0 = Stops 16									
bit 14	-	nted: Read as '								
bit 13		in Idle Mode bit								
		ue module ope			dle mode					
bit 12-7		0 = Continue module operation in Idle mode Unimplemented: Read as '0'								
bit 6	-	er1 Gated Time		n Enable hit						
	-	When TCS = 1:								
	This bit is ignored.									
	When TCS = 0:									
	 1 = Gated time accumulation enabled 0 = Gated time accumulation disabled 									
bit 5-4	TCKPS<1:0>: Timer1 Input Clock Prescaler Select bits									
	11 = 1:256 10 = 1:64	11 = 1:256 10 - 1:64								
	01 = 1:8									
	00 = 1:1									
bit 3	Unimplemer	nted: Read as '	0'							
bit 2	TSYNC: Time	er1 External Clo	ock Input Syr	hchronization S	elect bit					
		When TCS = 1:								
		1 = Synchronize external clock input								
	-	0 = Do not synchronize external clock input								
	When TCS = This bit is ign									
bit 1	•	Clock Source S	Select bit							
		clock from pin 7		rising edge)						
	0 = Internal c		- (3 - 3-7						
bit 0		nted: Read as '	- 1							

13.0 TIMER2/3 AND TIMER4/5 FEATURE

- Note 1: This data sheet summarizes the features PIC24HJ32GP302/304, the of PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Timers" (DS70205) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Timer2 and Timer4 are Type B timers with the following specific features:

- A Type B timer can be concatenated with a Type C timer to form a 32-bit timer
- The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed after the prescaler


A block diagram of the Type B timer is shown in Figure 13-1.

Timer3 and Timer5 are Type C timers with the following specific features:


- A Type C timer can be concatenated with a Type B timer to form a 32-bit timer
- At least one Type C timer has the ability to trigger an A/D conversion
- The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed before the prescaler

A block diagram of the Type C timer is shown in Figure 13-2.

FIGURE 13-1: TYPE B TIMER BLOCK DIAGRAM (x = 2 or 4)







The Timer2/3 and Timer4/5 modules can operate in one of the following modes:

- Timer mode
- · Gated Timer mode
- Synchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous Counter mode, the input clock is derived from the external clock input at TxCK pin.

The timer modes are determined by the following bits:

- TCS (TxCON<1>): Timer Clock Source Control bit
- TGATE (TxCON<6>): Timer Gate Control bit

Timer control bit settings for different operating modes are given in the Table 13-1.

Mode	TCS	TGATE
Timer	0	0
Gated timer	0	1
Synchronous counter	1	x

13.1 16-Bit Operation

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

Note:	Only Timer2 and Timer3 can trigger a
	DMA data transfer.

13.2 32-Bit Operation

A 32-bit timer module can be formed by combining a Type B and a Type C 16-bit timer module. For 32-bit timer operation, the T32 control bit in the Type B Timer Control register (TxCON<3>) must be set. The Type C timer holds the most significant word (msw) and the Type B timer holds the least significant word (lsw) for 32-bit operation.

When configured for 32-bit operation, only the Type B Timer Control register (TxCON) bits are required for setup and control. Type C timer control register bits are ignored (except TSIDL bit).

For interrupt control, the combined 32-bit timer uses the interrupt enable, interrupt flag and interrupt priority control bits of the Type C timer. The interrupt control and status bits for the Type B timer are ignored during 32-bit timer operation.

The Type B and Type C timers that can be combined to form a 32-bit timer are listed in Table 13-2.

TABLE 13-2: 32-BIT TIMER

TYPE B Timer (Isw)	TYPE C Timer (msw)
Timer2	Timer3
Timer4	Timer5

A block diagram representation of the 32-bit timer module is shown in Figure 13-3. The 32-timer module can operate in one of the following modes:


- Timer mode
- Gated Timer mode
- Synchronous Counter mode

To configure the features of Timer2/3 or Timer4/5 for 32-bit operation:

- 1. Set the T32 control bit.
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3 or PR5 contains the most significant word of the value, while PR2 or PR4 contains the least significant word.
- 5. If interrupts are required, set the interrupt enable bits, T3IE or T5IE. Use the priority bits, T3IP<2:0> or T5IP<2:0> to set the interrupt priority. While Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair, TMR3:TMR2 or TMR5:TMR4, which always contains the most significant word of the count, while TMR2 or TMR4 contains the least significant word.





R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON		TSIDL	_		_		
bit 15		10122					bit
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
_	TGATE	TCKPS	S<1:0>	T32		TCS	
bit 7							bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplem	ented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkn	own
bit 15	TON: Timerx	On bit					
		1 (in 32-bit Tim					
		-bit TMRx:TMR	•				
	-	bit TMRx:TMR					
	$\frac{\text{When } 132 =}{1 = \text{Starts } 16}$	0 (in 16-bit Tim	er mode):				
	0 = Stops 16						
bit 14		nted: Read as '	0'				
bit 13	-	in Idle Mode bi					
	-			vice enters Idle n	node		
	0 = Continue	timer operation	n in Idle mode)			
bit 12-7	Unimplemer	Unimplemented: Read as '0'					
bit 6	TGATE: Time	erx Gated Time	Accumulatio	n Enable bit			
	When TCS =						
	This bit is ign						
	<u>When TCS =</u> 1 - Gated tin	<u>0:</u> ne accumulatio	hanahlad				
		ne accumulation					
bit 5-4	TCKPS<1:0>	: Timerx Input	Clock Presca	le Select bits			
		rescale value					
	10 = 1:64 pre	escale value					
	01 = 1:8 pres						
	00 = 1:1 pres						
bit 3		imerx Mode Se					
		d TMRy form a d TMRy form s		t timer			
bit 2	Unimplemer	nted: Read as '	0'				
bit 1	TCS: Timerx	Clock Source S	Select bit				
	1 = External	clock from TxC	K pin				
		lock (Fosc/2)					
bit 0		ted: Read as '					

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON ⁽²⁾	_	TSIDL ⁽¹⁾	_	_	_	_	_
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
	TGATE ⁽²⁾	TCKPS				TCS ⁽²⁾	
bit 7		Tora of				100	bit (
Lagandi							
Legend: R = Readab	le hit	W = Writable I	oit	U = Unimpler	pented hit rea	d as '0'	
-n = Value a		'1' = Bit is set	JIL	$0^{\circ} = \text{Bit is clear}$		x = Bit is unkno	014/0
	IFUR			0 = Dit is clea	areu		OWIT
bit 15	TON: Timery	On bit ⁽²⁾					
	1 = Starts 16-	bit Timerx					
	0 = Stops 16-						
bit 14	-	ted: Read as '0					
bit 13		n Idle Mode bit					
		ue timer operat timer operation		vice enters Idle r e	node		
bit 12-7	Unimplemen	ted: Read as 'd)'				
bit 6	TGATE: Time	TGATE: Timerx Gated Time Accumulation Enable bit ⁽²⁾					
	When TCS =	1:					
	This bit is igno	ored.					
	When TCS =						
		e accumulation					
bit 5-4				ale Select bits ⁽²⁾			
DIL 0-4	11 = 1:256 pr			die Geleet bits.			
	10 = 1:64 pre						
	01 = 1:8 pres						
	00 = 1:1 pres	cale value					
bit 3-2	Unimplemen	ted: Read as 'o)'				
bit 1	TCS: Timerx	Clock Source S	Select bit ⁽²⁾				
	1 = External o	clock from TxCl	<pin< td=""><td></td><td></td><td></td><td></td></pin<>				
	0 = Internal cl	lock (Fosc/2)					
bit 0	Unimplemen	ted. Dood oo '	,				

REGISTER 13-2: TxCON: TIMER CONTROL REGISTER (x = 3 OR 5)

Note 1: When 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.

2: When the 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), these bits have no effect.

NOTES:

14.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features PIC24HJ32GP302/304 the of PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "Input Capture" (DS70198) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices support up to four input capture channels.

The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:


- Simple Capture Event modes:
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin
- Capture timer value on every edge (rising and falling)
- Prescaler Capture Event modes:
 - Capture timer value on every 4th rising edge of input at ICx pin
 - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select one of two 16-bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- · Interrupt on input capture event
- 4-word FIFO buffer for capture values:
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Use of input capture to provide additional sources of external interrupts

Note: Only IC1 and IC2 can trigger a DMA data transfer. If DMA data transfers are required, the FIFO buffer size must be set to '1' (ICI<1:0> = 00).



14.1 Input Capture Registers

REGISTER 14-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER (x = 1, 2, 7 OR 8)

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	ICSIDL	—	—	—	—	—
bit 15							bit 8
DALA						D AAL O	

R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>	
bit 7							bit 0

Legend:	HC = Cleared in Hardware		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	ICSIDL: Input Capture Module Stop in Idle Control bit
	 1 = Input capture module halts in CPU Idle mode 0 = Input capture module continues to operate in CPU Idle mode
bit 12-8	Unimplemented: Read as '0'
bit 7	ICTMR: Input Capture Timer Select bits
	 1 = TMR2 contents are captured on capture event 0 = TMR3 contents are captured on capture event
bit 6-5	ICI<1:0>: Select Number of Captures per Interrupt bits
	 11 = Interrupt on every fourth capture event 10 = Interrupt on every third capture event 01 = Interrupt on every second capture event 00 = Interrupt on every capture event
bit 4	ICOV: Input Capture Overflow Status Flag bit (read-only)
	 1 = Input capture overflow occurred 0 = No input capture overflow occurred
bit 3	ICBNE: Input Capture Buffer Empty Status bit (read-only)
	 1 = Input capture buffer is not empty, at least one more capture value can be read 0 = Input capture buffer is empty
bit 2-0	ICM<2:0>: Input Capture Mode Select bits
	 111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode (Rising edge detect only, all other control bits are not applicable) 110 = Unused (module disabled) 101 = Capture mode, every 16th rising edge 100 = Capture mode, every 4th rising edge 011 = Capture mode, every rising edge
	010 = Capture mode, every falling edge
	<pre>001 = Capture mode, every edge (rising and falling) (ICI<1:0> bits do not control interrupt generation for this mode)</pre>
	000 = Input capture module turned off

15.0 OUTPUT COMPARE


- Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 13. "Output Compare" (DS70209) of the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Output Compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the compare register value. The Output Compare module generates either a single output pulse or a sequence of output pulses, by changing the state of the output pin on the compare match events. The Output Compare module can also generate interrupts on compare match events.

The Output Compare module has multiple operating modes:

- Active-Low One-Shot mode
- Active-High One-Shot mode
- Toggle mode
- Delayed One-Shot mode
- Continuous Pulse mode
- PWM mode without fault protection
- PWM mode with fault protection

FIGURE 15-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



15.1 Output Compare Modes


Configure the Output Compare modes by setting the appropriate Output Compare Mode bits (OCM<2:0>) in the Output Compare Control register (OCxCON<2:0>). Table 15-1 lists the different bit settings for the Output Compare modes. Figure 15-2 illustrates the output compare operation for various modes. The user application must disable the associated timer when writing to the output compare control registers to avoid malfunctions.

TABLE 15-1:	OUTPUT COMPARE MODES
-------------	-----------------------------

- Note 1: Only OC1 and OC2 can trigger a DMA data transfer.
 - 2: See Section 13. "Output Compare" (DS70209) in the "dsPIC33F/PIC24H Family Reference Manual" for OCxR and OCxRS register restrictions.

OCM<2:0>	Mode	OCx Pin Initial State	OCx Interrupt Generation
000	Module Disabled	Controlled by GPIO register	_
001	Active-Low One-Shot	0	OCx Rising edge
010	Active-High One-Shot	1	OCx Falling edge
011	Toggle Mode	Current output is maintained	OCx Rising and Falling edge
100	Delayed One-Shot	0	OCx Falling edge
101	Continuous Pulse mode	0	OCx Falling edge
110	PWM mode without fault protection	0, if OCxR is zero 1, if OCxR is non-zero	No interrupt
111	PWM mode with fault protection	0, if OCxR is zero 1, if OCxR is non-zero	OCFA Falling edge for OC1 to OC4





REGISTER 15-1: OCxCON: OUTPUT COMPAREX CONTROL REGISTER (x = 1, 2, 3 OR 4)

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
—	—	OCSIDL	_	—	—	—	—	
bit 15						·	bit 8	
U-0	U-0	U-0	R-0 HC	R/W-0	R/W-0	R/W-0	R/W-0	
—	_	—	OCFLT	OCTSEL		OCM<2:0>		
bit 7							bit 0	
Legend: HC = Cleared in Hardv			n Hardware	HS = Set in Hardware				
R = Readable bit W = Writable		W = Writable bi	t	U = Unimplemented bit, rea		d as '0'		
-n = Value at F	POR	'1' = Bit is set		0' = Bit is cleared $x = Bit is u$			nown	

bit 15-14	Unimplemented: Read as '0'			
bit 13	OCSIDL: Stop Output Compare in Idle Mode Control bit 1 = Output Compare x halts in CPU Idle mode			
	 0 = Output Compare x naits in CPO fulle mode 0 = Output Compare x continues to operate in CPU Idle mode 			
bit 12-5	Unimplemented: Read as '0'			
bit 4	OCFLT: PWM Fault Condition Status bit			
	 1 = PWM Fault condition has occurred (cleared in hardware only) 0 = No PWM Fault condition has occurred (This bit is only used when OCM<2:0> = 111) 			
bit 3	OCTSEL: Output Compare Timer Select bit			
	 1 = Timer3 is the clock source for Compare x 0 = Timer2 is the clock source for Compare x 			
bit 2-0	OCM<2:0>: Output Compare Mode Select bits			
	 111 = PWM mode on OCx, Fault pin enabled 110 = PWM mode on OCx, Fault pin disabled 101 = Initialize OCx pin low, generate continuous output pulses on OCx pin 100 = Initialize OCx pin low, generate single output pulse on OCx pin 011 = Compare event toggles OCx pin 010 = Initialize OCx pin high, compare event forces OCx pin low 001 = Initialize OCx pin low, compare event forces OCx pin high 000 = Output compare channel is disabled 			

NOTES:

16.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features PIC24HJ32GP302/304, of the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 18. Serial Peripheral Interface (SPI)" (DS70206) of the "dsPIC33F/PIC24H Family Reference Manual', which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, analog-to-digital converters, etc. The SPI module is compatible with Motorola[®] SPI and SIOP.

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates status conditions.

The serial interface consists of 4 pins:

- SDIx (serial data input)
- SDOx (serial data output)
- <u>SCKx</u> (shift clock input or output)
- SSx (active-low slave select)

In Master mode operation, SCK is a clock output. In Slave mode, it is a clock input.




FIGURE 16-1: SPI MODULE BLOCK DIAGRAM

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
SPIEN		SPISIDL	—	—		_	_			
bit 15							bit			
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0			
—	SPIROV	—	—	—	—	SPITBF	SPIRBF			
bit 7							bit			
Legend:		C = Clearable	bit							
R = Readabl	e bit	W = Writable bit U = Unimplemented bit, read as '0'								
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unk			nown			
bit 14 bit 13	 0 = Disables module Unimplemented: Read as '0' SPISIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode 									
bit 12-7	Unimplemented: Read as '0'									
bit 6	 SPIROV: Receive Overflow Flag bit 1 = A new byte/word is completely received and discarded. The user software has not read the previous data in the SPIxBUF register 0 = No overflow has occurred. 									
bit 5-2	Unimplemen	Unimplemented: Read as '0'								
bit 1	 SPITBF: SPIx Transmit Buffer Full Status bit 1 = Transmit not yet started, SPIxTXB is full 0 = Transmit started, SPIxTXB is empty Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR. 									
bit 0	 SPIRBF: SPIx Receive Buffer Full Status bit 1 = Receive complete, SPIxRXB is full 0 = Receive is not complete, SPIxRXB is empty Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when core reads SPIxBUF location, reading SPIxRXB. 									

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_		_	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾		
bit 15							bit		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
SSEN ⁽³⁾	СКР	MSTEN		SPRE<2:0>(2	:)	PPRE<	:1:0> ⁽²⁾		
bit 7							bit		
Legend:									
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'			
-n = Value at	POR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$					
bit 15-13	Unimplemented: Read as '0'								
bit 12	DISSCK: Disable SCKx pin bit (SPI Master modes only) 1 = Internal SPI clock is disabled, pin functions as I/O 0 = Internal SPI clock is enabled								
bit 11	DISSDO: Disable SDOx pin bit 1 = SDOx pin is not used by module; pin functions as I/O 0 = SDOx pin is controlled by the module								
bit 10	MODE16: Word/Byte Communication Select bit 1 = Communication is word-wide (16 bits) 0 = Communication is byte-wide (8 bits)								
bit 9	 SMP: SPIx Data Input Sample Phase bit Master mode: I = Input data sampled at end of data output time I = Input data sampled at middle of data output time Slave mode: SMP must be cleared when SPIx is used in Slave mode.								
bit 8	CKE: SPIx Clock Edge Select bit ⁽¹⁾ 1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)								
bit 7	SSEN: Slave Select Enable bit (Slave mode) ⁽³⁾ $1 = \overline{SSx}$ pin used for Slave mode 0 = SSx pin not used by module. Pin controlled by port function								
bit 6	CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level; active state is a low level 0 = Idle state for clock is a low level; active state is a high level								
bit 5	MSTEN: Master Mode Enable bit 1 = Master mode 0 = Slave mode								
	he CKE bit is not used in the Framed SPI modes. Program this bit to '0' for the Framed SPI modes RMEN = 1).								
2: D	Do not set both Primary and Secondary prescalers to a value of 1:1.								

REGISTER 16-2: SPIxCON1: SPIx CONTROL REGISTER 1

- 2: Do not set both Primary and Secondary prescalers to a value of 1:1.
- **3:** This bit must be cleared when FRMEN = 1.

REGISTER 16-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- bit 4-2 SPRE<2:0>: Secondary Prescale bits (Master mode)⁽²⁾ 111 = Secondary prescale 1:1 110 = Secondary prescale 2:1
 - - 000 = Secondary prescale 8:1
- bit 1-0 **PPRE<1:0>:** Primary Prescale bits (Master mode)⁽²⁾
 - 11 = Primary prescale 1:1
 - 10 = Primary prescale 4:1
 - 01 = Primary prescale 16:1
 - 00 = Primary prescale 64:1
- **Note 1:** The CKE bit is not used in the Framed SPI modes. Program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - 2: Do not set both Primary and Secondary prescalers to a value of 1:1.
 - **3:** This bit must be cleared when FRMEN = 1.

FRMDLY: Frame Sync Pulse Edge Select bit 1 = Frame sync pulse coincides with first bit clock 0 = Frame sync pulse precedes first bit clock

Unimplemented: This bit must not be set to '1' by the user application

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
FRMEN	SPIFSD	FRMPOL	—		—	—	_			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0			
_	—		—	—	—	FRMDLY	_			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable bit		U = Unimplemented bit, read as '0'						
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15		ned SPIx Supp								
		••	• •	n used as fram	ne sync pulse in	put/output)				
		Plx support dis								
bit 14		ne Sync Pulse		ntrol bit						
	1 = Frame sync pulse input (slave)									
0 = Frame sync pulse output (master)										
bit 13	FRMPOL: Frame Sync Pulse Polarity bit									
	1 = Frame sync pulse is active-high									
	0 = Frame sy	nc pulse is acti	ve-low							
bit 12-2	Unimplemen	ted: Read as '	כ'							

bit 1

bit 0

NOTES:

17.0 INTER-INTEGRATED CIRCUIT™ (I²C™)

- Note 1: This data sheet summarizes the features PIC24HJ32GP302/304, of the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 19. "Inter-Integrated Circuit[™] (I²C[™])" (DS70195) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com). 2: Some registers and associated bits
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Inter-Integrated Circuit (I^2C) module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard, with a 16-bit interface.

The I^2C module has a 2-pin interface:

- The SCLx pin is clock.
- The SDAx pin is data.

The I²C module offers the following key features:

- I²C interface supporting both Master and Slave modes of operation.
- I²C Slave mode supports 7-bit and 10-bit addressing
- I²C Master mode supports 7-bit and 10-bit addressing
- I²C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I²C supports multi-master operation, detects bus collision and arbitrates accordingly

17.1 Operating Modes

The hardware fully implements all the master and slave functions of the I^2C Standard and Fast mode specifications, as well as 7-bit and 10-bit addressing.

The l^2C module can operate either as a slave or a master on an l^2C bus.

The following types of I^2C operation are supported:

- I²C slave operation with 7-bit addressing
- I²C slave operation with 10-bit addressing
- I²C master operation with 7-bit or 10-bit addressing

For details about the communication sequence in each of these modes, refer to the "*dsPIC33F/PIC24H Family Reference Manual*". Please see the Microchip website (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual chapters.

17.2 I²C Registers

I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write:

- I2CxRSR is the shift register used for shifting data internal to the module and the user application has no access to it
- I2CxRCV is the receive buffer and the register to which data bytes are written, or from which data bytes are read
- I2CxTRN is the transmit register to which bytes are written during a transmit operation
- The I2CxADD register holds the slave address
- A status bit, ADD10, indicates 10-bit Address mode
- The I2CxBRG acts as the Baud Rate Generator (BRG) reload value

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV, and an interrupt pulse is generated.




FIGURE 17-1: I^2C^{TM} BLOCK DIAGRAM (x = 1)

R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0			
I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC			
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN			
bit 7							bit (
Legend:		U = Unimpler	nented bit, read	1 as '0'						
R = Readable	> hit	W = Writable		HS = Set in h	ardware	HC = Cleared	in hardware			
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn				
	TOR						lowin			
bit 15						as serial port pir ns	IS			
bit 14	Unimpleme	nted: Read as '	0'							
bit 13	I2CSIDL: Sto	op in Idle Mode	bit							
		nue module ope e module operat			n Idle mode					
bit 12	SCLREL: SCLx Release Control bit (when operating as I ² C slave)									
	 1 = Release SCLx clock 0 = Hold SCLx clock low (clock stretch) 									
	<u>If STREN = 1:</u>									
	Bit is R/W (i.e., software can write '0' to initiate stretch and write '1' to release clock). Hardware clea at beginning of slave transmission. Hardware clear at end of slave reception.									
	If STREN = (Bit is R/S (i.e transmission	e., software can	only write '1' to	o release cloci	k). Hardware cl	ear at beginning	g of slave			
bit 11	IPMIEN: Intelligent Peripheral Management Interface (IPMI) Enable bit									
	1 = IPMI mod 0 = IPMI mod	de is enabled; a de disabled	all addresses A	cknowledged						
bit 10	A10M: 10-bit Slave Address bit									
) is a 10-bit slav) is a 7-bit slave								
bit 9	DISSLW: Disable Slew Rate Control bit									
	1 = Slew rate control disabled 0 = Slew rate control enabled									
bit 8	0 = Slew rate		ed							
bit 8	0 = Slew rate SMEN: SMb 1 = Enable I/	e control enable	ed bit Is compliant wit	th SMbus spe	cification					
bit 8 bit 7	0 = Slew rate SMEN: SMb 1 = Enable I/ 0 = Disable S	e control enable us Input Levels ⁄O pin threshold	ed bit Is compliant wit resholds							
	0 = Slew rate SMEN: SMb 1 = Enable I/ 0 = Disable S GCEN: Gene 1 = Enable ir (module i	e control enable us Input Levels O pin threshold SMbus input thr eral Call Enable nterrupt when a is enabled for re	ed bit ls compliant wit resholds e bit (when oper general call ac reception)	rating as I ² C s	lave)	RSR				
bit 7	0 = Slew rate SMEN: SMb 1 = Enable I/ 0 = Disable S GCEN: General 1 = Enable ir (module ir 0 = General	e control enable us Input Levels O pin threshold SMbus input thr eral Call Enable nterrupt when a is enabled for re call address dis	ed bit ls compliant wit esholds e bit (when oper general call ac eception) sabled	rating as I ² C s Idress is recei	lave) ved in the I2Cx	RSR				
	0 = Slew rate SMEN: SMb 1 = Enable I/ 0 = Disable S GCEN: General 1 = Enable ir (module i 0 = General STREN: SCI	e control enable us Input Levels O pin threshold SMbus input thr eral Call Enable nterrupt when a is enabled for re	ed bit ls compliant wit esholds bit (when oper general call ac eception) sabled n Enable bit (wh	rating as I ² C s Idress is recei	lave) ved in the I2Cx	RSR				

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive)
	Value that is transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (when operating as I ² C master, applicable during master receive)
	 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence 0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I^2C master)
	1 = Enables Receive mode for l^2C . Hardware clear at end of eighth bit of master receive data byte 0 = Receive sequence not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence 0 = Stop condition not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence
	0 = Repeated Start condition not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I ² C master)
	1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence0 = Start condition not in progress

R-0 HSC	R-0 HSC	U-0	U-0	U-0	R/C-0 HS	R-0 HSC	R-0 HSC			
ACKSTAT	TRSTAT				BCL	GCSTAT	ADD10			
bit 15			•				bit 8			
R/C-0 HS	R/C-0 HS	R-0 HSC	R/C-0 HSC	R/C-0 HSC	R-0 HSC	R-0 HSC	R-0 HSC			
IWCOL	I2COV	1	Р	к/с-0 пзс S	R_W	RBF	TBF			
bit 7	12000	D_A	P	5	R_VV	KDF	bit 0			
Legend:		U = Unimpler	nented bit, rea	ad as '0'		C = Clear only	/ bit			
R = Readable	bit	W = Writable	bit	HS = Set in h	ardware	HSC = Hardwa	are set/cleared			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown			
bit 15	(when operation 1 = NACK rec 0 = ACK rece	cknowledge St ing as l ² C™ m ceived from slav ived from slav or clear at end	aster, applical ve ə		ransmit operati	on)				
bit 14	TRSTAT: Tran 1 = Master tra 0 = Master tra	nsmit Status bi ansmit is in pro ansmit is not in	t (when opera gress (8 bits - progress	ting as I ² C ma ⊦ ACK)		to master trans				
bit 13-11	Unimplemen	ted: Read as '	0'							
bit 10	BCL: Master	Bus Collision I	Detect bit							
	0 = No collisio	lision has beer on at detection o		-	peration					
bit 9	GCSTAT: General Call Status bit									
	0 = General c	all address wa all address wa when address	s not received		ss. Hardware c	lear at Stop det	ection.			
bit 8	ADD10: 10-bit Address Status bit									
	0 = 10-bit add	dress was mate dress was not r at match of 2r	natched	ched 10-bit ad	dress. Hardwai	re clear at Stop	detection.			
bit 7	IWCOL: Write	e Collision Dete	ect bit							
	0 = No collisio	on	-		use the I ² C mo usy (cleared by	-				
bit 6	Hardware set at occurrence of write to I2CxTRN while busy (cleared by software). I2COV: Receive Overflow Flag bit									
	0 = No overflo	w		-	till holding the p	-				
bit 5	D_A: Data/Ad	ddress bit (whe	n operating a	s I ² C slave)						
	1 = Indicates 0 = Indicates	that the last by that the last by	rte received w rte received w	as data as device add	ress by reception of	slave byte.				
bit 4	P: Stop bit									
	0 = Stop bit w	that a Stop bit as not detecte or clear when	d last		n datactad					

REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER

REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	R_W: Read/Write Information bit (when operating as I^2C slave)
	1 = Read – indicates data transfer is output from slave 0 = Write – indicates data transfer is input to slave Hardware set or clear after reception of I^2C device address byte.
bit 1	RBF: Receive Buffer Full Status bit 1 = Receive complete, I2CxRCV is full 0 = Receive not complete, I2CxRCV is empty Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit 1 = Transmit in progress, I2CxTRN is full 0 = Transmit complete, I2CxTRN is empty Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
	_	—	_		_	AMSK9	AMSK8	
bit 15	•						bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0	
bit 7	•						bit 0	
Legend:								
R = Readable I	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			iown	

bit 15-10 Unimplemented: Read as '0'

bit 9-0 AMSKx: Mask for Address bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

NOTES:

18.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- **Note 1:** This data sheet summarizes the features the PIC24HJ32GP302/304, of PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "UART" (DS70188) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN 2.0, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA[®] encoder and decoder.


The primary features of the UART module are:

- Full-Duplex, 8- or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or two stop bits
- Hardware flow control option with UxCTS and UxRTS pins
- Fully integrated Baud Rate Generator with 16-bit prescaler
- Baud rates ranging from 10 Mbps to 38 bps at 40 MIPS
- 4-deep First-In First-Out (FIFO) Transmit Data buffer
- 4-deep FIFO Receive Data buffer
- Parity, framing and buffer overrun error detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- Transmit and Receive interrupts
- A separate interrupt for all UART error conditions
- Loopback mode for diagnostic support
- Support for sync and break characters
- · Support for automatic baud rate detection
- IrDA[®] encoder and decoder logic
- 16x baud clock output for IrDA[®] support

A simplified block diagram of the UART module is shown in Figure 18-1. The UART module consists of these key hardware elements:

- Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver





REGISTER	18-1: UxMO	DE: UARTx M		STER					
R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0		
UARTEN ⁽¹⁾		USIDL	IREN ⁽²⁾	RTSMD		UEN	<1:0>		
bit 15							bit 8		
R/W-0 HC	R/W-0	R/W-0 HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
WAKE	LPBACK	ABAUD	URXINV	BRGH		L<1:0>	STSEL		
bit 7	LIBACK	ABAOD	UNAIN	BIXGIT	TDSL	2<1.0>	bit (
							Dit (
Legend:		HC = Hardwa	re cleared						
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15	UARTEN: UA	RTx Enable bi	t(1)						
				e controlled by	UARTx as def	ined by UEN<1	:0>		
						JARTx power c			
bit 14	Unimplemen	ted: Read as '	0'						
bit 13	USIDL: Stop i	USIDL: Stop in Idle Mode bit							
		ue module ope module operat			dle mode				
bit 12	IREN: IrDA [®] Encoder and Decoder Enable bit ⁽²⁾								
		oder and decoo							
bit 11	RTSMD: Mode Selection for UxRTS Pin bit								
		in in Simplex n in in Flow Cont							
bit 10		ted: Read as '							
bit 9-8	UEN<1:0>: ∪	ARTx Enable b	oits						
	10 = UxTX, U 01 = UxTX, U	xRX, UxCTS a	nd UxRTS pir	ns are enabled abled and use	an <u>d used</u> d; UxCTS pin d	ontrolled by port	rt latches		
	00 = UxTX ar port late		re enabled ar	nd used; UxCT	S and UxRTS/I	BCLK pins cont	rolled by		
bit 7	WAKE: Wake	-up on Start bit	Detect Durin	g Sleep Mode	Enable bit				
		are on following		X pin; interrupt	generated on f	alling edge; bit	cleared		
bit 6	LPBACK: UA	RTx Loopback	Mode Select	bit					
		oopback mode							
	•	k mode is disat							
bit 5		ABAUD: Auto-Baud Enable bit							
	before ot	aud rate meas her data; cleare e measuremen	ed in hardwar	e upon comple		eception of a S	ync field (55h		
	efer to Section 1 formation on ena					Reference Man	ual" for		
	nis feature is only	-			=				

REGISTER 18-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

bit 4	URXINV: Receive Polarity Inversion bit
	1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	BRGH: High Baud Rate Enable bit
	 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits
	 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity
bit 0	STSEL: Stop Bit Selection bit
	1 = Two Stop bits 0 = One Stop bit

- Note 1: Refer to Section 17. "UART" (DS70232) in the "dsPIC33F/PIC24H Family Reference Manual" for information on enabling the UART module for receive or transmit operation.
 - 2: This feature is only available for the 16x BRG mode (BRGH = 0).

R/W-0	R/W-0	R/W-0	U-0	R/W-0 HC	R/W-0	R-0	R-1			
UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0			
	SEL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA			
bit 7		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				•===	bit (
Legend:		HC = Hardwar	e cleared	C = Clear onl	v bit					
R = Readabl	e bit	W = Writable t			mented bit, read	d as '0'				
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	nown			
bit 15,13	UTXISEL<1:	0>: Transmissio	n Interrupt M	lode Selection I	bits					
,	UTXISEL<1:0>: Transmission Interrupt Mode Selection bits 11 = Reserved; do not use									
	10 = Interrup	ot when a charac		erred to the Trar	nsmit Shift Reg	ister, and as a	result, the			
		transmit buffer becomes empty 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit								
	operations are completed									
		ot when a charac one character o			nsmit Shift Regi	ister (this implie	es there is			
bit 14			-	ansmit buller)						
DIL 14	UTXINV: Transmit Polarity Inversion bit If IREN = 0:									
	1 = UxTX Idle state is '0'									
	0 = UxTX Idle state is '1'									
	If IREN = 1: 1 = IrDA [®] encoded UxTX Idle state is '1'									
	$1 = IrDA^{\circ} er$ $0 = IrDA^{\circ} er$	ncoded UxTX Id	le state is 1							
bit 12	-	nted: Read as '0								
bit 11	UTXBRK: Transmit Break bit									
	1 = Send Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit cleared by hardware upon completion									
	0 = Sync Break transmission disabled or completed									
bit 10	UTXEN: Transmit Enable bit ⁽¹⁾									
	 1 = Transmit enabled, UxTX pin controlled by UARTx 0 = Transmit disabled, any pending transmission is aborted and buffer is reset. UxTX pin controlled 									
	0 = Transmi by port	t disabled, any p	bending trans	smission is abo	rted and buffer	is reset. UXIX	pin controlled			
bit 9	UTXBF: Transmit Buffer Full Status bit (read-only)									
	1 = Transmit buffer is full									
	0 = Transmi	t buffer is not ful	l, at least one	e more characte	er can be writte	n				
bit 8	TRMT: Transmit Shift Register Empty bit (read-only)									
		t Shift Register is t Shift Register i					has completed			
bit 7-6		:0>: Receive Inte			1 0	•				
	11 = Interrup	ot is set on UxRS	SR transfer m	naking the recei						
	11 = Interrupt is set on UxRSR transfer making the receive buffer full (i.e., has 4 data characters) 10 = Interrupt is set on UxRSR transfer making the receive buffer 3/4 full (i.e., has 3 data characters)									
		ot is set when ar								

Note 1: Refer to **Section 17. "UART"** (DS70232) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect 0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle
	0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	1 = Receive buffer has overflowed
	$0 =$ Receive buffer has not overflowed. Clearing a previously set OERR bit (1 $\rightarrow 0$ transition) resets the receiver buffer and the UxRSR to the empty state
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty
Note 1:	Refer to Section 17. "UART" (DS70232) in the "dsPIC33F/PIC24H Family Reference Manual" for

information on enabling the UART module for transmit operation.

NOTES:

19.0 ENHANCED CAN (ECAN™) MODULE

- Note 1: This data sheet summarizes the features the PIC24HJ32GP302/304 of PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70185) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

19.1 Overview

The Enhanced Controller Area Network (ECAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/ protocol was designed to allow communications within noisy environments. The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices contain up to two ECAN modules.

The ECAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH CAN specification. The module supports CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader can refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- Data length of 0-8 bytes
- Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to eight transmit buffers with application specified prioritization and abort capability (each buffer can contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer can contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier) acceptance filters
- Three full acceptance filter masks
- DeviceNet[™] addressing support
- Programmable wake-up functionality with integrated low-pass filter

- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source
- Programmable link to input capture module (IC2 for CAN1) for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

19.2 Frame Types

The ECAN module transmits various types of frames which include data messages, or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

- Standard Data Frame: A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit Standard Identifier (SID), but not an 18-bit Extended Identifier (EID).
- Extended Data Frame: An extended data frame is similar to a standard data frame, but includes an extended identifier as well.
- Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node sends a data frame as a response to this remote request.

• Error Frame:

An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.


• Overload Frame:

An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node can generate a maximum of 2 sequential overload frames to delay the start of the next message.

• Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

FIGURE 19-1: ECAN™ MODULE BLOCK DIAGRAM



19.3 Modes of Operation

The ECAN module can operate in one of several operation modes selected by the user. These modes include:

- Initialization mode
- Disable mode
- Normal Operation mode
- Listen Only mode
- Listen All Messages mode
- Loopback mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL1<7:5>). The module does not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

19.3.1 INITIALIZATION MODE

In the Initialization mode, the module does not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The user application has access to Configuration registers that are access restricted in other modes. The module protects the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is on-line. The ECAN module is not allowed to enter the Configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers:

- All Module Control registers
- Baud Rate and Interrupt Configuration registers
- Bus Timing registers
- Identifier Acceptance Filter registers
- Identifier Acceptance Mask registers

19.3.2 DISABLE MODE

In Disable mode, the ECAN module does not transmit or receive. The module can set the WAKIF bit due to bus activity, however, any pending interrupts remains and the error counters retains their value.

If the REQOP<2:0> bits (CiCTRL1<10:8>) = 001, the module enters the Module Disable mode. If the module is active, the module waits for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. When the OPMODE<2:0> bits (CiCTRL1<7:5>) = 001, that indicates whether the module successfully went into Module Disable mode. The I/O pins reverts to normal I/O function when the module is in the Module Disable mode.

The module can be programmed to apply a low-pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

Note: Typically, if the ECAN module is allowed to transmit in a particular mode of operation and a transmission is requested immediately after the ECAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user switches to Disable mode within this 11-bit period, then this transmission is aborted and the corresponding TXABT bit is set and TXREQ bit is cleared.

19.3.3 NORMAL OPERATION MODE

Normal Operation mode is selected when REQOP<2:0> = 000. In this mode, the module is activated and the I/O pins assumes the CAN bus functions. The module transmits and receive CAN bus messages via the CiTX and CiRX pins.

19.3.4 LISTEN ONLY MODE

If the Listen Only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the port I/O function. The receive pins remain inputs. For the receiver, no error flags or Acknowledge signals are sent. The error counters are deactivated in this state. The Listen Only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

19.3.5 LISTEN ALL MESSAGES MODE

The module can be set to ignore all errors and receive any message. The Listen All Messages mode is activated by setting REQOP<2:0> = 111. In this mode, the data which is in the message assembly buffer, until the time an error occurred, is copied in the receive buffer and can be read via the CPU interface.

19.3.6 LOOPBACK MODE

If the Loopback mode is activated, the module connects the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their port I/O function.

U-0	U-0	R/W-0	R/W-0	r-0	R/W-1	R/W-0	R/W-0				
_	_	CSIDL	ABAT			REQOP<2:0>					
oit 15							bit				
D 1	R 0	R-0	11.0			11.0	DAM 0				
R-1	R-0 OPMODE<2:0;		U-0	R/W-0 CANCAP	U-0	U-0	R/W-0 WIN				
bit 7	OFMODE<2.0	>	_	CANCAF			bit				
							DIL				
Legend:		C = Writable	bit, but only '0	' can be written	to clear the bit	r = Bit is Rese	rved				
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'					
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own				
		i a da Da a da a (01								
bit 15-14 bit 13	-	i ted: Read as ' in Idle Mode bi									
				levice enters Idl	e mode						
		module operat									
bit 12	ABAT: Abort	All Pending Tra	ansmissions b	oit							
		transmit buffer /ill clear this bit		nsmission smissions are al	ported						
bit 11	Reserved: D	o not use									
bit 10-8	REQOP<2:0>: Request Operation Mode bits										
	000 = Set Normal Operation mode										
	001 = Set Disable mode										
	010 = Set Loopback mode 011 = Set Listen Only Mode										
	100 = Set Configuration mode										
		101 = Reserved									
	110 = Reserved										
hit 7 5	111 = Set Listen All Messages mode										
bit 7-5	OPMODE<2:0>: Operation Mode bits										
	000 = Module is in Normal Operation mode 001 = Module is in Disable mode										
	010 = Module is in Loopback mode										
		011 = Module is in Listen Only mode									
		100 = Module is in Configuration mode									
		101 = Reserved 110 = Reserved									
		e is in Listen Al	l Messages m	node							
bit 4	Unimplemer	ted: Read as '	0'								
bit 3	CANCAP: CAN Message Receive Timer Capture Event Enable bit										
	1 = Enable in 0 = Disable C		sed on CAN r	nessage receive	;						
bit 2-1	Unimplemer	ted: Read as '	0'								
bit 0	WIN: SFR Ma	ap Window Sel	ect bit								
	1 = Use filter	window									
	0 = Use buffe	ar window									

REGISTER 19-	-2: CiCTF	RL2: ECAN™	CONTROL	REGISTER 2	2		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—		—	—
bit 15							bit 8
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
—	—	—	DNCNT<4:0>				
bit 7							bit 0
Legend:		C = Writeable	bit, but only	0' can be writte	en to clear the	bit	
R = Readable b	it	W = Writable	e bit U = Unimplemented bit, read as '0'				
-n = Value at PC	DR	'1' = Bit is set	t '0' = Bit is cleared $x = Bit$ is unknown				

bit 15-5	Unimplemented: Read as '0'
bit 4-0	DNCNT<4:0>: DeviceNet [™] Filter Bit Number bits
	10010-11111 = Invalid selection 10001 = Compare up to data byte 3, bit 6 with EID<17>
	•
	•
	•
	00001 = Compare up to data byte 1, bit 7 with EID<0> 00000 = Do not compare data bytes

U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0		
	_	—			FILHIT<4:0	>			
it 15							bit		
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0		
_			-	ICODE<6:0:			-		
oit 7							bit		
_egend:		C = Writeable	bit, but only	'0' can be writt	en to clear the	bit			
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, re	ad as '0'			
n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	lown		
oit 15-13	-	nted: Read as '							
oit 12-8		: Filter Hit Num	ber bits						
	10000-1111 01111 = Filt	11 = Reserved er 15							
	•								
	•								
	•								
	00001 = Filt 00000 = Filt								
bit 7		nted: Read as '	n'						
bit 6-0	=	: Interrupt Flag							
	1000101-1111111 = Reserved								
		FIFO almost full	•						
		Receiver overflo							
		Wake-up interru Error interrupt	pt						
	1000000 = 1								
	•								
	•								
	•								
		111111 = Rese RB15 buffer Inte							
	•								
	•								
	•								
		RB9 buffer inter RB8 buffer inter							
		TRB7 buffer inte							
	0000110 =	TRB6 buffer inte	rrupt						
		TRB5 buffer inte							
		TRB4 buffer inte TRB3 buffer inte							
		TRB2 buffer inte							
	0000001 =	TRB1 buffer inte	rrupt						
	000000	TRB0 Buffer inte	rrupt						

Dr bit 15 U-0 bit 7 Legend: R = Readable bit		U-0 — C = Writeable W = Writable	R/W-0	R/W-0		— R/W-0	R/W-0
U-0 — bit 7 Legend:		— C = Writeable		R/W-0		R/W-0	bit 8 R/W-0 bit 0
bit 7 Legend:		— C = Writeable		R/W-0		R/W-0	
Legend:			bit, but only		FSA<4:0>		bit (
Legend:			bit, but only				bit (
-			bit, but only				Dire
R = Readable bit		W = Writable I	,	'0' can be writte	en to clear the bi	t	
	R		oit	U = Unimpler	mented bit, read	as '0'	
-n = Value at POP		n = Value at POR '1' = Bit is set			ared	x = Bit is unkn	own
1 1 1 0 0 0 0	01 = 24 buffe 00 = 16 buffe 11 = 12 buffe 10 = 8 buffer 01 = 6 buffer	ed ers in DMA RA ers in DMA RA ers in DMA RA ers in DMA RAM is in DMA RAM is in DMA RAM	M M M 1				
bit 12-5 U	Inimplement	ed: Read as ')'				
bit 4-0 F	SA<4:0>: FI	FO Area Starts	with Buffer b	oits			
_		buffer RB31					
		d buffer RB30					
•							
•							
0	0001 - TY/R	X buffer TRB1					

00000 = TX/RX buffer TRB0

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
	_			FBP	°<5:0>		
bit 15	·	·					bit
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
		11-0	IX-0		B<5:0>	IX-0	11-0
bit 7					D<0.02		bit
Legend:		C = Writable b	it, but only '0'	can be written	n to clear the b	pit	
R = Readab	le bit	W = Writable I	oit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
bit 7-6	011110 = F • • 000001 = T 000000 = T	RB1 buffer	,,				
bit 5-0	-	►: FIFO Next Rea RB31 buffer RB30 buffer RB1 buffer		er bits			

REGISTER		ECAN™ IN						
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0	
_		TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN	
bit 15							bit 8	
R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0	
IVRIF	WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBIF	
bit 7				_			bit	
Legend:					en to clear the b			
R = Readable		W = Writable			mented bit, read			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown	
bit 15-14	Unimplemen	ted: Read as '	0'					
bit 13	-	mitter in Error		bit				
	1 = Transmitt	er is in Bus Off	state					
	0 = Transmitte	er is not in Bus	off state					
bit 12		mitter in Error		sive bit				
		er is in Bus Pa er is not in Bus		_				
bit 11		ver in Error Sta						
		is in Bus Pass		ve bit				
		is not in Bus P						
bit 10	TXWAR: Transmitter in Error State Warning bit							
		er is in Error W	•	-				
		er is not in Erro	-					
bit 9		ceiver in Error	•	bit				
		is in Error War is not in Error '	•					
bit 8		nsmitter or Red	-		hit			
bit o		er or Receiver		•				
		er or Receiver						
bit 7		Message Rec		ot Flag bit				
		Request has o						
		Request has n						
bit 6		Wake-up Activ		ag bit				
		Request has o Request has n						
bit 5		-		ources in CiIN	TF<13:8> regist	ter)		
		Request has o			in there, region	,		
		Request has n						
bit 4	Unimplemen	ted: Read as '	0'					
bit 3	FIFOIF: FIFO	Almost Full In	terrupt Flag b	it				
		Request has o						
	-	Request has n						
bit 2		Buffer Overflo		ag bit				
		Request has o Request has n						
bit 1		ffer Interrupt Fl						
		Request has o						
		Request has n						
bit 0		fer Interrupt Fla						
bit 0	1 = Interrupt I	fer Interrupt Fla Request has o Request has n	ccurred					

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
			_		_		_
bit 15							bit
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
IVRIE	WAKIE	ERRIE	—	FIFOIE	RBOVIE	RBIE	TBIE
bit 7							bit
Legend:		C Writeshle	hit but only	'O' oon ho writte	en to clear the bi	4	
-							
R = Readab		W = Writable		•	nented bit, read		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-8	Unimplomon	ted: Read as '	o,'				
bit 7	•			nt Enchla hit			
		d Message Rec Request Enable		pi Enable bii			
		Request not en					
bit 6	•	Wake-up Activi		lag bit			
		Request Enable		0			
	0 = Interrupt I	Request not en	abled				
bit 5	ERRIE: Error	Interrupt Enab	le bit				
		Request Enable					
	0 = Interrupt I	Request not en	abled				
bit 4	Unimplemen	ted: Read as '	0'				
bit 3		Almost Full In		e bit			
		Request Enable					
	•	Request not en					
bit 2		Buffer Overflov	•	nable bit			
	•	Request Enable					
bit 1	•	Request not en ffer Interrupt Er					
		Request Enable					
		Request not en					
	•	•					
hit 0	TRIF TX Buf	fer Interrunt En	able bit				
bit 0	TBIE: TX Buf 1 = Interrupt I	fer Interrupt En Request Enable					

REGISTER 19-8: CIEC: ECAN™ TRANSMIT/RECEIVE ERROR COUNT REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TERRC	NT<7:0>			
bit 15							bit 8
r							
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			RERRC	NT<7:0>			
bit 7							bit 0
Legend:		C = Writeable b	it, but only '	0' can be written to	clear the	bit	
R = Readable	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cleare	d	x = Bit is unknown	

bit 15-8	TERRCNT<7:0>: Transmit Error Count bits
bit 7-0	RERRCNT<7:0>: Receive Error Count bits

REGISTER 19-9: CiCFG1: ECAN™ BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	—	_	_	
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SJW<	<1:0>			BRP	°<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7-6	SJW<1:0>: Synchronization Jump Width bits
	11 = Length is 4 x TQ
	10 = Length is 3 x TQ
	01 = Length is 2 x TQ
	00 = Length is 1 x TQ
bit 5-0	BRP<5:0>: Baud Rate Prescaler bits
	11 1111 = TQ = 2 x 64 x 1/FCAN
	•
	•
	•
	00 0010 = TQ = 2 x 3 x 1/FCAN
	00 0001 = TQ = 2 x 2 x 1/FCAN
	00 0000 = TQ = 2 x 1 x 1/FCAN

U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x				
_	WAKFIL					SEG2PH<2:0>					
bit 15		÷		•			bit 8				
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
SEG2PHTS	SAM		SEG1PH<2:0>	>		PRSEG<2:0>					
bit 7							bit (
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, re	ad as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkno	own				
bit 15	-	ted: Read as '									
bit 14		lect CAN bus L		/ake-up bit							
		I bus line filter f									
bit 13-11		line filter is not		e-up							
bit 10-8	-	nted: Read as '									
511 10-8	SEG2PH<2:0>: Phase Segment 2 bits 111 = Length is 8 x TQ										
		115 0 X 1Q									
	•										
	•										
	000 = 1 enoth	n is 1 x To									
bit 7	000 = Length is 1 x TQ SEG2PHTS: Phase Segment 2 Time Select bit										
	1 = Freely pro	ogrammable			n Time (IPT) v	whichever is greate	٥r				
bit 6					g i i i i o (i i i), (
	 SAM: Sample of the CAN bus Line bit 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point 										
bit 5-3	SEG1PH<2:0>: Phase Segment 1 bits										
	SEG1PH<2:0>: Phase Segment 1 bits 111 = Length is 8 x TQ										
	•										
	•										
	•										
	000 = Length	n is 1 x To									
bit 2-0	-	>: Propagation	Time Seamen	t bits							
	111 = Length		e e e e e e e e e e e e e e e e e e e								
	•										
	•										
	•										
	000 = Length	n is 1 x To									
	9										

REGISTER 19-11: CIFEN1: ECAN™ ACCEPTANCE FILTER ENABLE REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8	
bit 15							bit 8	
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0	
bit 7							bit 0	
Legend: C = Writeable bit, but only '0' can be written to clear the bit								

Legend:	C = Writeable bit, but only '0' can be written to clear the bit						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-0

FLTENn: Enable Filter n to Accept Messages bits

1 = Enable Filter n

0 = Disable Filter n

REGISTER 19-12: CiBUFPNT1: ECAN™ FILTER 0-3 BUFFER POINTER REGISTER

	D 444 c	-	-	-	-	D 444 c	-
bit 15							bit 8
	F3BP<	<3:0>			F2BP<3:0>		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F1BP<3:0>				F0BP	<3:0>	
bit 7							bit 0

Legend:	C = Writeable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-12	F3BP<3:0>: RX Buffer mask for Filter 3 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14
	•
	•
	•
	0001 = Filter hits received in RX Buffer 1
	0000 = Filter hits received in RX Buffer 0
bit 11-8	F2BP<3:0>: RX Buffer mask for Filter 2 (same values as bit 15-12)
bit 7-4	F1BP<3:0>: RX Buffer mask for Filter 1 (same values as bit 15-12)
bit 3-0	F0BP<3:0>: RX Buffer mask for Filter 0 (same values as bit 15-12)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	F7BP<3:0>			F6BP<3:0>						
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	F5BF	P<3:0>			F4BF	°<3:0>				
bit 7				•			bit C			
Legend:		C = Writeable	bit, but only '	0' can be writte	en to clear the b	bit				
R = Readabl	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown			
bit 15-12	F7BP<3:0>: RX Buffer mask for Filter 7									
		r hits received in								
	1110 = Filte	r hits received in	n RX Buffer 14	1						
	•									
	•									
	•									
	0001 = Filte	r hits received in	n RX Buffer 1							
	0000 = Filte	r hits received in	n RX Buffer 0							
bit 11-8	F6BP<3:0>:	RX Buffer mas	k for Filter 6 (s	same values as	bit 15-12)					
bit 7-4	F5BP<3:0>:	RX Buffer mas	k for Filter 5 (s	same values as	bit 15-12)					

REGISTER 19-13: CIBUFPNT2: ECAN™ FILTER 4-7 BUFFER POINTER REGISTER

bit 3-0	F4BP<3:0>: RX Buffer mask for Filter 4	(same values as bit 15-12)	
511 5 6			

REGISTER 19-14: CiBUFPNT3: ECAN™ FILTER 8-11 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F11BP<3:0>					F10B	P<3:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F9BP	<3:0>			F8BF	P<3:0>	
bit 7							bit 0
Legend:		C = Writeable	bit, but only	'0' can be writte	en to clear the l	pit	
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-12 bit 11-8	1111 = Filter 1110 = Filter • • • • • • • • • • • • • • • • • • •	RX Buffer math hits received in hits received in hits received in hits received in hits received in	n RX FIFO bu n RX Buffer 1 n RX Buffer 1 n RX Buffer 0	lífer 4	as hit 15-12)		
				·	,		
bit 7-4 bit 3-0				same values as same values as			

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	F15BP<3:0>			F14BP<3:0>							
bit 15						bit 8					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	F13BF	P<3:0>			F12BF	P<3:0>					
bit 7							bit 0				
Legend:		C = Writeable	e bit, but only '	0' can be writte	n to clear the b	bit					
R = Readabl	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown							
bit 15-12	F15BP<3:0>	15BP<3:0>: RX Buffer mask for Filter 15									
	1111 = Filter	r hits received in	າ RX FIFO buf	fer							
	1110 = Filter	r hits received in	n RX Buffer 14	ŀ							
	•										
	•										
	•										
	0001 = Filter	r hits received in	n RX Buffer 1								
	0000 = Filter	r hits received in	n RX Buffer 0								
bit 11-8 F14BP<3:0>: RX Buffer mask for Filter 14 (same values as bit 15-12)											

REGISTER 19-15: CiBUFPNT4: ECAN™ FILTER 12-15 BUFFER POINTER REGISTER

bit 7-4 F13BP<3:0>: RX Buffer mask for Filter 13 (same values as bit 15-12)

bit 3-0 F12BP<3:0>: RX Buffer mask for Filter 12 (same values as bit 15-12)

REGISTER	19-16: CiRXF n (n =			ANCE FILTE	R STANDARD	DENTIFIER	REGISTER
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 15							bit 8
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	EXIDE		EID17	EID16
bit 7							bit C
Legend: R = Readable bit -n = Value at POR		C = Writeable bit, but only '0' can be written to clear the bitW = Writable bitU = Unimplemented bit, read as '0''1' = Bit is set'0' = Bit is clearedx = Bit is unknown				iown	
bit 15-5 bit 4 bit 3	1 = Message 0 = Message Unimplemen		Dx must be '1 Dx must be '0 0'	' to match filter ' to match filter			
		y messages w		dentifier addres dentifier addres			
	<u>If MIDE = 0, ti</u> Ignore the EX						

bit 2 Unimplemented: Read as '0'

- bit 1-0 EID<17:16>: Extended Identifier bits
 - 1 = Message address bit EIDx must be '1' to match filter
 - 0 = Message address bit EIDx must be '0' to match filter

_ _ _

	n (n =	0-15)					
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

REGISTER 19-17:	CIRXFnEID: ECAN™ ACCEPTANCE FILTER EXTENDED IDENTIFIER REGISTER
	n (n = 0-15)

Legend:	C = Writeable bit, but only '0' can be written to clear the bit				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-0

EID<15:0>: Extended Identifier bits

1 = Message address bit EIDx must be '1' to match filter

0 = Message address bit EIDx must be '0' to match filter

REGISTER 19-18: CIFMSKSEL1: ECAN™ FILTER 7-0 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7MSK<1:0>		F6MSK<1:0>		F5MSK<1:0>		F4MSK<1:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F3MSK<1:0>		F2MSK<1:0>		F1MSK<1:0>		F0MSK<1:0>	
bit 7							bit 0

Legend:	C = Writeable bit, but only '0' can be written to clear the bit				
R = Readable bit	R = Readable bit W = Writable bit		as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	F7MSK<1:0>: Mask Source for Filter 7 bit 11 = No mask 10 = Acceptance Mask 2 registers contain mask
	01 = Acceptance Mask 1 registers contain mask
	00 = Acceptance Mask 0 registers contain mask
bit 13-12	F6MSK<1:0>: Mask Source for Filter 6 bit (same values as bit 15-14)
bit 11-10	F5MSK<1:0>: Mask Source for Filter 5 bit (same values as bit 15-14)
bit 9-8	F4MSK<1:0>: Mask Source for Filter 4 bit (same values as bit 15-14)
bit 7-6	F3MSK<1:0>: Mask Source for Filter 3 bit (same values as bit 15-14)
bit 5-4	F2MSK<1:0>: Mask Source for Filter 2 bit (same values as bit 15-14)
bit 3-2	F1MSK<1:0>: Mask Source for Filter 1 bit (same values as bit 15-14)
bit 1-0	F0MSK<1:0>: Mask Source for Filter 0 bit (same values as bit 15-14)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
F15M	SK<1:0>	F14MSK<1:0>		F13MS	F13MSK<1:0>		K<1:0>		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
F11MSK<1:0>			K<1:0>		K<1:0>		K<1:0>		
bit 7	01((1.0)	TTOMO		1 51010	1(<1.0>	1 0100	bit 0		
Legend: C = Writeable bit, but only			bit, but only	0' can be writte	en to clear the b	it			
R = Readable	e bit	W = Writable bit		U = Unimplemented bit, read as '0'		l as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15-14	F15MSK<1:0	Source	e for Filter 15	bit					
		11 = No mask 10 = Acceptance Mask 2 registers contain mask							
		01 = Acceptance Mask 1 registers contain mask							
	00 = Accepta	nce Mask 0 re	gisters contair	n mask					
bit 13-12	F14MSK<1:0	>: Mask Sourc	e for Filter 14	bit (same value	es as bit 15-14)				
bit 11-10	F13MSK<1:0	>: Mask Sourc	e for Filter 13	bit (same value	es as bit 15-14)				
bit 9-8	F12MSK<1:0	>: Mask Sourc	e for Filter 12	bit (same value	es as bit 15-14)				
bit 7-6	F11MSK<1:0	>: Mask Sourc	e for Filter 11	bit (same value	es as bit 15-14)				
	F10MSK<1:0>: Mask Source for Filter 10 bit (same values as bit 15-14)								
bit 5-4	F10MSK<1:0	>: Mask Source	e for Filter 10	bit (same value	es as bit 15-14)				

REGISTER 19-19: CiFMSKSEL2: ECAN™ FILTER 15-8 MASK SELECTION REGISTER

bit 1-0 **F8MSK<1:0>:** Mask Source for Filter 8 bit (same values as bit 15-14)

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID10 | SID9 | SID8 | SID7 | SID6 | SID5 | SID4 | SID3 |
| it 15 | | | | | | | bit |
| R/W-x | R/W-x | R/W-x | U-0 | R/W-x | U-0 | R/W-x | R/W-x |
| SID2 | SID1 | SID0 | | MIDE | | EID17 | EID16 |

Legend:	end: C = Writeable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-5	SID<10:0>: Standard Identifier bits 1 = Include bit SIDx in filter comparison
	0 = Bit SIDx is don't care in filter comparison
bit 4	Unimplemented: Read as '0'
bit 3	MIDE: Identifier Receive Mode bit
	 1 = Match only message types (standard or extended address) that correspond to EXIDE bit in filter 0 = Match either standard or extended address message if filters match (i.e., if (Filter SID) = (Message SID) or if (Filter SID/EID) = (Message SID/EID))
bit 2	Unimplemented: Read as '0'
bit 1-0	EID<17:16>: Extended Identifier bits
	1 = Include bit EIDx in filter comparison
	0 = Bit EIDx is don't care in filter comparison

REGISTER 19-21: CIRXMnEID: ECAN[™] ACCEPTANCE FILTER MASK EXTENDED IDENTIFIER REGISTER n (n = 0-2)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0

Legend:	C = Writeable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Include bit EIDx in filter comparison

0 = Bit EIDx is don't care in filter comparison

bit 7

bit 0

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0
bit 7							bit 0

Legend:	C = Writeable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-0 **RXFUL<15:0>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty

REGISTER 19-23: CIRXFUL2: ECAN™ RECEIVE BUFFER FULL REGISTER 2

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL31 | RXFUL30 | RXFUL29 | RXFUL28 | RXFUL27 | RXFUL26 | RXFUL25 | RXFUL24 |
| bit 15 | | | | | | | bit 8 |

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL23 | RXFUL22 | RXFUL21 | RXFUL20 | RXFUL19 | RXFUL18 | RXFUL17 | RXFUL16 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Writeable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-0 **RXFUL<31:16>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty

REGISTER 19-24:	CIRXOVF1: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 1
-----------------	--

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0
bit 7							bit 0
Legend:		C = Writeable	bit, but only '0)' can be writte	en to clear the b	it	
R = Readable	bit	W = Writable	le bit U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set	t '0' = Bit is cleared x = Bit is unknown			nown	

bit 15-0

RXOVF<15:0>: Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition

REGISTER 19-25: CIRXOVF2: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 2

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF31 | RXOVF30 | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24 |
| bit 15 | | | | | | | bit 8 |

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF23 | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Writeable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0

RXOVF<31:16>: Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition

REGISTER 19-26: CiTRmnCON: ECAN™ TX/RX BUFFER m CONTROL REGISTER

R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPR	l<1:0>
bit 15							bit 8
-				5.4.4.6	D M M A	-	-
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
TXENm	TXABTm ⁽¹⁾	TXLARBm ⁽¹⁾	TXERRm ⁽¹⁾	TXREQm	RTRENm	TXmPF	
bit 7							bit (
Legend:		C = Writeable	bit, but only 'C)' can be writte	en to clear the bi	t	
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15-8	See Definitior	n for Bits 7-0, C	ontrols Buffer	n			
bit 7	TXENm: TX/	RX Buffer Selec	ction bit				
		Bn is a transmi					
1.10		Bn is a receive					
bit 6		essage Aborted	DIt				
	1 = Message	completed tran	smission succ	essfully			
bit 5	-	/lessage Lost A		-			
		lost arbitration					
	0	did not lose arl	0				
bit 4	TXERRm: Er	ror Detected D	uring Transmis	sion bit ⁽¹⁾			
		or occurred whi					
		or did not occur		ssage was bei	ng sent		
bit 3		essage Send R	-				
	1 = Requests sent	that a message	e be sent. The	bit automatica	ally clears when	the message is	s successfully
		he bit to '0' whi	le set requests	s a message a	abort		
bit 2	RTRENm: Au	uto-Remote Tra	nsmit Enable b	oit			
	1 = When a re	emote transmit	is received, T	XREQ will be	set		
	0 = When a re	emote transmit	is received, TX	KREQ will be	unaffected		
bit 1-0		>: Message Trans		ority bits			
	11 = Highest	message priori	ty				
	-	ermediate mess	• • •				

Note 1: This bit is cleared when the TXREQ bit is set.

Note: The buffers, SID, EID, DLC, Data Field and Receive Status registers are located in DMA RAM.

ECAN Message Buffers 19.4

ECAN Message Buffers are part of DMA RAM Memory. They are not ECAN special function registers. The user application must directly write into the DMA RAM area that is configured for ECAN Message Buffers. The location and size of the buffer area is defined by the user application.

BUFFER 19-1: ECAN™ MESSAGE BUFFER WORD 0

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	—	SID10	SID9	SID8	SID7	SID6
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID5 | SID4 | SID3 | SID2 | SID1 | SID0 | SRR | IDE |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-2	SID<10:0>: Standard Identifier bits
bit 1	SRR: Substitute Remote Request bit
	 1 = Message will request remote transmission 0 = Normal message
bit 0	IDE: Extended Identifier bit
	 1 = Message will transmit extended identifier 0 = Message will transmit standard identifier

ECAN™ MESSAGE BUFFER WORD 1 **BUFFER 19-2:**

U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
_		—	—	EID17	EID16	EID15	EID14
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID13 | EID12 | EID11 | EID10 | EID9 | EID8 | EID7 | EID6 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 Unimplemented: Read as '0'

bit 11-0 EID<17:6>: Extended Identifier bits

BUFFER 19-3	3: ECAN	™ MESSAGE	E BUFFER V	NORD 2			
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID5	EID4	EID3	EID2	EID1	EID0	RTR	RB1
bit 15						bit 8	
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	—	RB0	DLC3	DLC2	DLC1	DLC0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-10		tended Identifi					
bit 9	RTR: Remote	e Transmission	Request bit				
	•	will request re	mote transmi	ssion			
	0 = Normal m	•					
bit 8	RB1: Reserve	ed Bit 1					
	User must se	t this bit to '0' p	per CAN prote	ocol.			
bit 7-5	Unimplemen	ted: Read as '	0'				
bit 4	RB0: Reserved Bit 0						

BUFFER 19-3: ECAN ¹¹⁰ MESSAGE BUFFER WORD 2	BUFFER 19-3:	ECAN™ MESSAGE BUFFER WORD 2
--	--------------	-----------------------------

User must set this bit to '0' per CAN protocol. bit 3-0 DLC<3:0>: Data Length Code bits

ECAN™ MESSAGE BUFFER WORD 3 **BUFFER 19-4:**

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	te 1			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	te 0			
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-8 Byte 1<15:8>: ECAN™ Message Byte 0

bit 7-0 Byte 0<7:0>: ECAN Message Byte 1

BUFFER 19-5: ECAN™ MESSAGE BUFFER WORD 4

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	/te 3			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	/te 2			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable b	oit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at PO	R	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$			nown

bit 15-8 Byte 3<15:8>: ECAN™ Message Byte 3

bit 7-0 Byte 2<7:0>: ECAN Message Byte 2

BUFFER 19-6: ECAN™ MESSAGE BUFFER WORD 5

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Byt	te 5			
bit 15							bit 8

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	te 4			
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable b	it	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown	า

bit 15-8 Byte 5<15:8>: ECAN™ Message Byte 5

bit 7-0 Byte 4<7:0>: ECAN Message Byte 4

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

BUFFER 19-7: ECAN™ MESSAGE BUFFER WORD 6

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	rte 7			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	rte 6			
bit 7							bit 0
Legend:							
R = Readable I	oit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-8 Byte 7<15:8>: ECAN™ Message Byte 7

bit 7-0 Byte 6<7:0>: ECAN Message Byte 6

BUFFER 19-8: ECAN™ MESSAGE BUFFER WORD 7

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
—	—	—		FILHIT<4:0> ⁽¹⁾						
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_			_	_	_	_	_			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'				

'0' = Bit is cleared

bit 15-13 Unimplemented: Read as '0' bit 12-8 FILHIT<4:0>: Filter Hit Code bits⁽¹⁾

Encodes number of filter that resulted in writing this buffer.

'1' = Bit is set

bit 7-0 Unimplemented: Read as '0'

-n = Value at POR

Note 1: Only written by module for receive buffers, unused for transmit buffers.

x = Bit is unknown

20.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC1)

Note 1: This data sheet summarizes the features PIC24HJ32GP302/304, of the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 16. "Analog-to-Digital Converter (ADC)" (DS70183) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com). 2: Some registers and associated bits described in this section may not be

available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices have up to 13 ADC input channels.

The AD12B bit (AD1CON1<10>) allows each of the ADC modules to be configured by the user as either a 10-bit, 4-sample/hold ADC (default configuration) or a 12-bit, 1-sample/hold ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

20.1 Key Features

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- Up to 13 analog input pins
- External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- Automatic Channel Scan mode
- Selectable conversion trigger source
- Selectable Buffer Fill modes
- · Operation during CPU Sleep and Idle modes

The 12-bit ADC configuration supports all the above features, except:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only one sample/hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the ADC can have up to 13 analog input pins, designated AN0 through AN12. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs can be shared with other analog input pins. The actual number of analog input pins and external voltage reference input configuration depends on the specific device.

Block diagrams of the ADC module are shown in Figure 20-1 and Figure 20-2.

20.2 ADC Initialization

The following configuration steps should be performed.

- 1. Configure the ADC module:
 - a) Select port pins as analog inputs (AD1PCFGH<15:0> or AD1PCFGL<15:0>)
 - b) Select voltage reference source to match expected range on analog inputs (AD1CON2<15:13>)
 - c) Select the analog conversion clock to match desired data rate with processor clock (AD1CON3<7:0>)
 - d) Determine how many S/H channels are used (AD1CON2<9:8> and AD1PCFGH<15:0> or AD1PCFGL<15:0>)
 - e) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>)
 - f) Select how conversion results are presented in the buffer (AD1CON1<9:8>)
 - g) Turn on ADC module (AD1CON1<15>)
- 2. Configure ADC interrupt (if required):
 - a) Clear the AD1IF bit
 - b) Select ADC interrupt priority


20.3 ADC and DMA

If more than one conversion result needs to be buffered before triggering an interrupt, DMA data transfers can be used. ADC1 can trigger a DMA data transfer. If ADC1 is selected as the DMA IRQ source, a DMA transfer occurs when the AD1IF bit gets set as a result of an ADC1 sample conversion sequence.


The SMPI<3:0> bits (AD1CON2<5:2>) are used to select how often the DMA RAM buffer pointer is incremented.

The ADDMABM bit (AD1CON1<12>) determines how the conversion results are filled in the DMA RAM buffer area being used for ADC. If this bit is set, DMA buffers are written in the order of conversion. The module provides an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer. If the ADDMABM bit is cleared, then DMA buffers are written in Scatter/Gather mode. The module provides a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer.














R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
ADON		ADSIDL	ADDMABM		AD12B	FORM	1<1:0>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/C-0
	1,110	1011 0				HC,HS	HC, HS
	SSRC<2:0>		—	SIMSAM	ASAM	SAMP	DONE
bit 7							bit 0
Legend:		HC = Cleared	by hardware	HS = Set by h	ardware	C = Clea	r only bit
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15		Operating Mod					
	1 = ADC mod 0 = ADC is o	dule is operatir ff	ng				
bit 14	Unimplemen	ted: Read as	0'				
bit 13	ADSIDL: Stop	o in Idle Mode	bit				
			eration when de		e mode		
bit 12		DMA Buffer Bu					
			in the order of	conversion. Th	ne module prov	/ides an addres	ss to the DMA
			e as the addres				
			n in Scatter/Gat		•	•	
bit 11	Unimplemen	ted: Read as	0'				
bit 10	AD12B: 10-bi	it or 12-bit Ope	eration Mode bit				
		channel ADC channel ADC					
bit 9-8	FORM<1:0>:	Data Output F	ormat bits				
	For 10-bit ope						
	11 = Reserve 10 = Reserve						
	01 = Signed i	nteger (Dout :	= ssss sssd (00dd dddd d		rhere ₅ = .NOT	.d<9>)	
	For 12-bit ope	eration:)			
	10 = Reserve						
	01 = Signed I	nteger (Dout	= ssss sddd dddd dddd d		/here s = .NOT	ī.d<11>)	
	SSRC<2:0>:	Sample Clock	Source Select	bits			
bit 7-5			sampling and	starts conversio	on (auto-conve	rt)	
bit 7-5	111 = Interna 110 = Reserv		sampling and a			,	
bit 7-5	110 = Reserv 101 = Reserv 100 = GP tim	red red er (Timer5 for	ADC1) compare				
bit 7-5	110 = Reserv 101 = Reserv 100 = GP tim 011 = Reserv 010 = GP tim	red red er (Timer5 for red er (Timer3 for	ADC1) compare	e ends samplin e ends samplin	g and starts co	onversion	
bit 7-5	110 = Reserv 101 = Reserv 100 = GP tim 011 = Reserv 010 = GP tim 001 = Active	red red er (Timer5 for red er (Timer3 for transition on I 1	ADC1) compare	e ends samplin e ends samplin impling and sta	g and starts co g and starts co arts conversion	onversion	

REGISTER 20-1: AD1CON1: ADC1 CONTROL REGISTER 1

REGISTER 20-1: AD1CON1: ADC1 CONTROL REGISTER 1 (CONTINUED)

bit 3	SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x)
	<pre>When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0' 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or Samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01)</pre>
	0 = Samples multiple channels individually in sequence
bit 2	ASAM: ADC Sample Auto-Start bit
	 1 = Sampling begins immediately after last conversion. SAMP bit is auto-set 0 = Sampling begins when SAMP bit is set
bit 1	SAMP: ADC Sample Enable bit
	 1 = ADC sample/hold amplifiers are sampling 0 = ADC sample/hold amplifiers are holding If ASAM = 0, software can write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC = 000, software can write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.
bit 0	DONE: ADC Conversion Status bit
	 1 = ADC conversion cycle is completed 0 = ADC conversion not started or in progress Automatically set by hardware when ADC conversion is complete. Software can write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit does NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion.

REGISTER 20-2: AD1CON2: ADC1 CONTROL REGISTER 2

R/W-0	R/W-	-0 R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	VCFG<	2:0>			CSCNA	CHPS	<1:0>
bit 15			·		·		bit 8
R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUFS			SMPI	<3:0>		BUFM	ALTS
bit 7							bit (
Logondi							
Legend: R = Readabl	e hit	W = Writab	le hit	II – Unimple	emented bit, read	d as 'O'	
-n = Value at		'1' = Bit is s		0' = Bit is cl		x = Bit is unkr	nown
					ourou		
bit 15-13	VCFG<	2:0>: Converter Vo	oltage Reference	Configuratior	n bits		
		ADREF+	ADREF-				
	000	Avdd	Avss	=			
	001	External VREF+	Avss				
	010	Avdd	External VREF-				
	011	External VREF+	External VREF-	_			
	lxx	Avdd	Avss				
bit 12-11	•	emented: Read as					
bit 10		: Scan Input Selec	ctions for CH0+ d	uring Sample	A bit		
		an inputs not scan inputs					
bit 9-8		1:0>: Selects Cha	nnels Utilized bits				
		AD12B = 1, CHPS			d, Read as '0'		
		onverts CH0, CH1,					
		onverts CH0 and C onverts CH0	H1				
bit 7	BUFS:	Buffer Fill Status b	it (only valid wher	n BUFM = 1)			
		C is currently filling		-	ccess data in 0	(0-0x7	
		C is currently filling		user should a	iccess data in 02	x8-0xF	
bit 6	-	emented: Read as					
bit 5-2		:0>: Selects Incre ons per interrupt	ment Rate for DM	IA Addresses	bits or number	of sample/conv	rsion
	•	Increments the I	DMA address o	r generates	interrupt after	completion o	f every 16th
	5	sample/conversior	operation	-	-		
		Increments the I sample/conversion		r generates	interrupt after	completion o	f every 15th
	•	sample/conversion	operation				
	•						
	• 0001 =	Increments the DM	/A address after	completion of	everv 2nd sam	ple/conversion	operation
		Increments the DI		•	•	•	•
bit 1	BUFM:	Buffer Fill Mode S	elect bit				
		rts buffer filling at a ays starts filling bu			nd 0x8 on next i	nterrupt	
1.11.0							
DITU		Allemale mont sar					
bit 0		Alternate Input Sar	-		nple and Sampl	e B on next sar	nple

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC		—			SAMC<4:0>	1)	
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
10,00 0	10,000	10000		<7:0> ⁽²⁾	10,00 0	10,000	10.00 0
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable bi	t	U = Unimpler	mented bit, re	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	ADRC: ADC	Conversion Cloc	k Source bit				
	1 = ADC inter 0 = Clock der	nal RC clock ived from systen	n clock				
bit 14-13		ted: Read as '0'					
bit 12-8	=	Auto Sample Tir					
	11111 = 31 T	AD					
	•						
	•						
	•						
	00001 = 1 TA 00000 = 0 TA						
bit 7-0		ADC Conversior	n Clock Sele	ct bits ⁽²⁾			
	11111111 =						
	•						
	•						
	•						
	•						
	01000000 = 00111111 =	Reserved Tcy ・(ADCS<7:	0> + 1) = 64	• TCY = TAD			
	•						
	•						
	•						
	0000001 =	Tcy · (ADCS<7: Tcy · (ADCS<7:	0> + 1) = 2	 TCY = TAD 			
	00000000 =	TCY · (ADCS<7:	0> + 1) = 1	• TCY = TAD			
Note 1: Th	is hit only used i	if AD1CON1<7:5	(SSRC-2)	() – 111			
	· · · · · ·						

REGISTER 20-3: AD1CON3: ADC1 CONTROL REGISTER 3

- - 2: This bit is not used if AD1CON3<15> (ADRC) = 1.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15				•		•	bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	_	—	—	—		DMABL<2:0>	
bit 7				•			bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-3 Unimplemented: Read as '0'

bit 2-0

DMABL<2:0>: Selects Number of DMA Buffer Locations per Analog Input bits

111 = Allocates 128 words of buffer to each analog input

110 = Allocates 64 words of buffer to each analog input

101 = Allocates 32 words of buffer to each analog input

100 = Allocates 16 words of buffer to each analog input

011 = Allocates 8 words of buffer to each analog input

010 = Allocates 4 words of buffer to each analog input

001 = Allocates 2 words of buffer to each analog input

000 = Allocates 1 word of buffer to each analog input

REGISTER 20-5: AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	—		_		CH123	NB<1:0>	CH123SB
oit 15							bit
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—		CH123	NA<1:0>	CH123SA
bit 7							bit
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimple	mented bit, rea	ıd as '0'	
-n = Value at	t POR	1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unl	known
bit 15-11	Unimplemente	ed: Read as '	0'				
bit 10-9	CH123NB<1:0	>: Channel 1	, 2, 3 Negative	e Input Select f	or Sample B bi	ts	
bit 10-9	When AD12B	= 1, CHxNB i	is: U-0, Unim	plemented, Re	ead as '0'		
bit 10-9	When AD12B 11 = CH1 nega	= 1, CHxNB i ative input is A	i s: U-0, Unim AN9, CH2 neg	plemented, Re ative input is A	ead as '0' N10, CH3 nega	ative input is A	
bit 10-9	When AD12B 11 = CH1 nega 10 = CH1 nega	= 1, CHxNB i ative input is A ative input is A	i s: U-0, Unim AN9, CH2 neg AN6, CH2 neg	plemented, Re ative input is A ative input is A	ead as '0'	ative input is A	
	When AD12B 11 = CH1 nega 10 = CH1 nega 0x = CH1, CH2	= 1, CHxNB i ative input is <i>A</i> ative input is <i>A</i> 2, CH3 negati	i s: U-0, Unim AN9, CH2 neg AN6, CH2 neg ve input is VRI	plemented, Re ative input is A ative input is A EF-	ead as '0' N10, CH3 nega N7, CH3 negat	ative input is A	
bit 10-9 bit 8	When AD12B 11 = CH1 nega 10 = CH1 nega 0x = CH1, CH2 CH123SB: Cha	= 1, CHxNB i ative input is <i>A</i> ative input is <i>A</i> 2, CH3 negati annel 1, 2, 3 F	i s: U-0, Unim AN9, CH2 neg AN6, CH2 neg ve input is VR Positive Input 3	plemented, Re ative input is A ative input is A EF- Select for Sam	ead as 'o' N10, CH3 nega N7, CH3 negat	ative input is A	
	When AD12B 11 = CH1 nega 10 = CH1 nega 0x = CH1, CH2 CH123SB: Cha When AD12B	= 1, CHxNB i ative input is A ative input is A 2, CH3 negati annel 1, 2, 3 F = 1, CHxSA i	is: U-0, Unimp AN9, CH2 neg AN6, CH2 neg ve input is VRI Positive Input 3 is: U-0, Unimp	plemented, Re ative input is A ative input is A EF- Select for Sam plemented, Re	ead as 'o' N10, CH3 nega N7, CH3 negat	ative input is A tive input is AN	
	When AD12B 11 = CH1 nega 10 = CH1 nega 0x = CH1, CH2 CH123SB: Cha When AD12B 1 = CH1 positiv	= 1, CHxNB i ative input is A ative input is A 2, CH3 negati annel 1, 2, 3 F = 1, CHxSA i ve input is AN	is: U-0, Unimp AN9, CH2 neg AN6, CH2 neg ve input is VRI Positive Input S S: U-0, Unimp 3, CH2 positiv	plemented, Re ative input is A ative input is A EF- Select for Sam plemented, Re ve input is AN4	ead as '0' N10, CH3 nega N7, CH3 negat ple B bit ead as '0'	ative input is A tive input is AN input is AN5	
	When AD12B 11 = CH1 nega 10 = CH1 nega 0x = CH1, CH2 CH123SB: Cha When AD12B 1 = CH1 positiv	= 1, CHxNB is ative input is A ative input is A 2, CH3 negati annel 1, 2, 3 F = 1, CHxSA is ve input is AN ve input is AN	is: U-0, Unimp AN9, CH2 neg AN6, CH2 neg ve input is VR Positive Input 3 (s: U-0, Unimp (3, CH2 positiv (0, CH2 positiv	plemented, Re ative input is A ative input is A EF- Select for Sam plemented, Re ve input is AN4	ead as '0' N10, CH3 nega N7, CH3 negat ple B bit ead as '0' , CH3 positive	ative input is A tive input is AN input is AN5	
bit 8	When AD12B 11 = CH1 nega 10 = CH1 nega 0x = CH1, CH2 CH123SB: Cha When AD12B 1 = CH1 positiv 0 = CH1 positiv	= 1, CHxNB i ative input is A ative input is A 2, CH3 negati annel 1, 2, 3 F = 1, CHxSA i ve input is AN ve input is AN ve input is AN	is: U-0, Unimp AN9, CH2 neg AN6, CH2 neg ve input is VRI Positive Input 5 s: U-0, Unimp (3, CH2 positiv (0, CH2 positiv 0'	plemented, Re ative input is A ative input is A EF- Select for Sam plemented, Re /e input is AN4 /e input is AN1	ead as '0' N10, CH3 nega N7, CH3 negat ple B bit ead as '0' , CH3 positive , CH3 positive	ative input is A tive input is AN input is AN5 input is AN2	
bit 8 bit 7-3	When AD12B $11 = CH1$ nega $10 = CH1$ nega $0x = CH1$, CH2 CH123SB: Cha When AD12B $1 = CH1$ positiv $0 = CH1$ positiv $0 = CH1$ positiv CH123NA<1:0	= 1, CHxNB i ative input is A ative input is A 2, CH3 negati annel 1, 2, 3 F = 1, CHxSA i ve input is AN ve input is AN ed: Read as ' >: Channel 1 = 1, CHxNA i	is: U-0, Unimp AN9, CH2 neg AN6, CH2 neg ve input is VRP Positive Input 3 is: U-0, Unimp (3, CH2 positiv (0, CH2 positiv (0, CH2 positiv (0, 2, 3 Negative is: U-0, Unimp	plemented, Re ative input is A ative input is A EF- Select for Sam plemented, Re ve input is AN4 ve input is AN1 e Input Select f plemented, Re	ead as '0' N10, CH3 negator N7, CH3 negator Dele B bit ead as '0' , CH3 positive , CH3 positive or Sample A bit ead as '0'	ative input is A tive input is AN input is AN5 input is AN2 ts	₁₈ (1)
bit 8 bit 7-3	When AD12B 11 = CH1 nega 10 = CH1 nega 0x = CH1, CH2 CH123SB: Cha When AD12B 1 = CH1 positiv 0 = CH1 positiv 0 = CH1 positiv Unimplemented CH123NA<1:0	= 1, CHxNB i ative input is A ative input is A 2, CH3 negati annel 1, 2, 3 F = 1, CHxSA i ve input is AN ve input is AN ed: Read as ' >: Channel 1 = 1, CHxNA i ative input is A	is: U-0, Unimp AN9, CH2 neg AN6, CH2 neg ve input is VRI Positive Input 3 (s: U-0, Unimp (3, CH2 positiv (0, CH2 positiv (0, 2, 3 Negative (s: U-0, Unimp AN9, CH2 neg	plemented, Re ative input is A ative input is A EF- Select for Sam plemented, Re ve input is AN4 ve input is AN1 e Input Select f plemented, Re ative input is A	ead as '0' N10, CH3 negation N7, CH3 negation Bead as '0' , CH3 positive , CH3 positive or Sample A bin ead as '0' N10, CH3 negation	ative input is A tive input is AN input is AN5 input is AN2 ts ative input is A	₁₈ (1) N11
bit 8 bit 7-3	When AD12B 11 = CH1 nega 10 = CH1 nega 0x = CH1 nega 0x = CH1, CH2 CH123SB: Cha When AD12B 1 = CH1 positiv 0 = CH1 positiv Unimplemented CH123NA<1:0	= 1, CHxNB i ative input is A ative input is A 2, CH3 negati annel 1, 2, 3 F = 1, CHxSA i ve input is AN ve input is AN ed: Read as >: Channel 1, = 1, CHxNA i ative input is A	is: U-0, Unimp AN9, CH2 neg AN6, CH2 neg ve input is VRP Positive Input 3 (s: U-0, Unimp (3, CH2 positiv (0, CH2 positiv (0, CH2 positiv (0, 2, 3 Negative (s: U-0, Unimp AN9, CH2 neg AN6, CH2 neg	plemented, Re ative input is A ative input is A EF- Select for Sam plemented, Re ve input is AN4 ve input Select f plemented, Re ative input is A ative input is A	ead as '0' N10, CH3 negator N7, CH3 negator Dele B bit ead as '0' , CH3 positive , CH3 positive or Sample A bit ead as '0'	ative input is A tive input is AN input is AN5 input is AN2 ts ative input is A	₁₈ (1) N11
bit 8 bit 7-3 bit 2-1	When AD12B $11 = CH1$ nega $10 = CH1$ nega $0x = CH1$, CH2 CH123SB: Cha When AD12B $1 = CH1$ positive $0 = CH1$ positive Unimplementer CH123NA<1:0	= 1, CHxNB is ative input is A ative input is A 2, CH3 negatis annel 1, 2, 3 F = 1, CHxSA is ve input is AN ve input is AN ed: Read as 's >: Channel 1, = 1, CHxNA is ative input is A ative input is A 2, CH3 negatis	is: U-0, Unim AN9, CH2 neg AN6, CH2 neg ve input is VR Positive Input 3 s: U-0, Unim 3, CH2 positiv 0, CH2 positiv 0' , 2, 3 Negative is: U-0, Unim AN9, CH2 neg AN6, CH2 neg ve input is VR	plemented, Re ative input is A ative input is A EF- Select for Sam plemented, Re ve input is AN4 ve input is AN4 ve input Select f plemented, Re ative input is A ative input is A	ead as '0' N10, CH3 negation N7, CH3 negation Dele B bit ead as '0' , CH3 positive , CH3 positive or Sample A bit ead as '0' N10, CH3 negation N7, CH3 negation	ative input is A tive input is AN input is AN5 input is AN2 ts ative input is A	_{I8} (1) N11
bit 8 bit 7-3	When AD12B $11 = CH1$ nega $10 = CH1$ nega $0x = CH1$, CH2 CH123SB: Cha When AD12B $1 = CH1$ positive $0 = CH1$ positive Unimplemented CH123NA<1:0	= 1, CHXNB i ative input is A ative input is A 2, CH3 negati annel 1, 2, 3 F = 1, CHXSA i /e input is AN /e input is AN /ed: Read as ' >: Channel 1, = 1, CHXNA i ative input is A ative input is A ative input is A ative input is A ative input is A	is: U-0, Unimp AN9, CH2 neg AN6, CH2 neg ve input is VRI Positive Input 3 s: U-0, Unimp (3, CH2 positiv (0, CH2 positiv (0, CH2 positiv (1, 2, 3 Negative (1, 3 Negati	plemented, Re ative input is A ative input is A EF- Select for Sam plemented, Re /e input is AN4 /e input is AN1 e Input Select f plemented, Re ative input is A ative input is A EF- Select for Sam	ead as '0' N10, CH3 negation N7, CH3 negation Part of the second state and as '0' CH3 positive of CH3 positive of CH3 positive of CH3 positive of CH3 positive of N10, CH3 negation N7, CH3 negation CH3 negation N7, CH3 negation	ative input is A tive input is AN input is AN5 input is AN2 ts ative input is A	_{I8} (1) N11
bit 8 bit 7-3 bit 2-1	When AD12B $11 = CH1$ nega $10 = CH1$ nega $0x = CH1$, CH2 CH123SB: Cha When AD12B $1 = CH1$ positive $0 = CH1$ positive Unimplemented CH123NA<1:0	= 1, CHXNB i ative input is A ative input is A 2, CH3 negati annel 1, 2, 3 F = 1, CHXSA i /e input is AN /e input is AN /ed: Read as ' >: Channel 1, = 1, CHXNA i ative input is A ative input is A ative input is A 2, CH3 negati annel 1, 2, 3 F = 1, CHXSA i	is: U-0, Unimp AN9, CH2 neg AN6, CH2 neg ve input is VRI Positive Input 3 s: U-0, Unimp (3, CH2 positive (0, CH2 positive (1, 2, 3 Negative (1, 3 Negative (1	plemented, Re ative input is A ative input is A EF- Select for Sam plemented, Re /e input is AN4 /e input is AN1 e Input Select f plemented, Re ative input is A ative input is A EF- Select for Sam plemented, Re	ead as '0' N10, CH3 negation N7, CH3 negation Part of the second state and as '0' CH3 positive of CH3 positive of CH3 positive of CH3 positive of CH3 positive of N10, CH3 negation N7, CH3 negation CH3 negation N7, CH3 negation	ative input is A tive input is AN input is AN5 input is AN2 ts ative input is AN	₁₈ (1) N11

Note 1: This bit setting is Reserved in PIC24HJ128GPX02, PIC24HJ64GPX02 and PIC24HJ32GPX02 (28-pin) devices.

R/W-0							
N/ VV-U	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB	—	_			CH0SB<4:0>		
bit 15							bit
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA	—				CH0SA<4:0>		
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		ʻ0' = Bit is cl	eared	x = Bit is unkr	nown
bit 15	CH0NB: Cha	nnel 0 Negativ	e Input Select	for Sample B	bit		
	Same definition	on as bit 7.					
bit 14-13	-	ted: Read as '					
bit 12-8		: Channel 0 Po			le B bits		
		nnel 0 positive					
	•	nnel 0 positive	Input IS AN LI				
	•						
	• 01000 - Cha	nnel 0 positive	input is ANR(1	I)			
	00111 = Cha	nnel 0 positive	input is AN7 ⁽¹	I)			
		nnel 0 positive					
	•						
	•						
		nnel 0 positive					
		nnel 0 positive nnel 0 positive					
bit 7		-	-				
				for Sample A	bit		
		0 negative inpu	it is AN1	for Sample A	bit		
	0 = Channel	0 negative inpu 0 negative inpu	it is AN1 it is VREF-	for Sample A	bit		
bit 6-5	0 = Channel (Unimplemen	0 negative inpu 0 negative inpu t ed: Read as '	it is AN1 it is VREF- 0'				
	0 = Channel (Unimplemen CH0SA<4:0>	0 negative inpu 0 negative inpu t ted: Read as ' :: Channel 0 Po	it is AN1 it is VREF- 0' ositive Input S	elect for Samp			
bit 6-5	0 = Channel (Unimplement CH0SA<4:0> 01100 = Cha	0 negative inpu 0 negative inpu t ed: Read as ' : Channel 0 Po nnel 0 positive	it is AN1 it is VREF- o' ositive Input So input is AN12	elect for Samp			
bit 6-5	0 = Channel (Unimplement CH0SA<4:0> 01100 = Cha	0 negative inpu 0 negative inpu t ted: Read as ' :: Channel 0 Po	it is AN1 it is VREF- o' ositive Input So input is AN12	elect for Samp			
bit 6-5	0 = Channel (Unimplement CH0SA<4:0> 01100 = Cha	0 negative inpu 0 negative inpu t ed: Read as ' : Channel 0 Po nnel 0 positive	it is AN1 it is VREF- o' ositive Input So input is AN12	elect for Samp			
bit 6-5	0 = Channel (Unimplement CH0SA<4:0> 01100 = Cha 01011 = Cha • • • 01000 = Cha	0 negative input 0 negative input 1 ted: Read as ' 1 Channel 0 Po 1 nnel 0 positive 1 nnel 0 positive	it is AN1 it is VREF- o' ositive Input So input is AN12 input is AN11	elect for Samp			
bit 6-5	0 = Channel (Unimplement CH0SA<4:0> 01100 = Cha 01011 = Cha 01000 = Cha 00111 = Cha	0 negative input 0 negative input 1 ted: Read as ' 1 Channel 0 Positive 1 nnel 0 positive 1 nnel 0 positive 1 nnel 0 positive 1 nnel 0 positive	it is AN1 it is VREF- o' ositive Input So input is AN12 input is AN11 input is AN8 ⁽¹ input is AN8 ⁽¹)	elect for Samp			
bit 6-5	0 = Channel (Unimplement CH0SA<4:0> 01100 = Cha 01011 = Cha 01000 = Cha 00111 = Cha	0 negative input 0 negative input 1 ted: Read as ' 1 Channel 0 Po 1 nnel 0 positive 1 nnel 0 positive	it is AN1 it is VREF- o' ositive Input So input is AN12 input is AN11 input is AN8 ⁽¹ input is AN8 ⁽¹)	elect for Samp			
bit 6-5	0 = Channel (Unimplement CH0SA<4:0> 01100 = Cha 01011 = Cha 01000 = Cha 00111 = Cha	0 negative input 0 negative input 1 ted: Read as ' 1 Channel 0 Positive 1 nnel 0 positive 1 nnel 0 positive 1 nnel 0 positive 1 nnel 0 positive	it is AN1 it is VREF- o' ositive Input So input is AN12 input is AN11 input is AN8 ⁽¹ input is AN8 ⁽¹)	elect for Samp			
bit 6-5	0 = Channel (Unimplement CH0SA<4:0> 01100 = Cha 01011 = Cha 01000 = Cha 00111 = Cha 00110 = Cha	0 negative input 0 negative input 1 negative input 1 negative input 1 negative 1 negativ	it is AN1 it is VREF- o' ositive Input So input is AN12 input is AN11 input is AN8 ⁽¹⁾ input is AN7 ⁽¹⁾ input is AN6 ⁽¹⁾	elect for Samp			
bit 6-5	0 = Channel (Unimplement CH0SA<4:0> 01100 = Cha 01011 = Cha 01000 = Cha 00111 = Cha 00110 = Cha 00010 = Cha	0 negative input 0 negative input 1 ted: Read as ' 1 Channel 0 Positive 1 nnel 0 positive 1 nnel 0 positive 1 nnel 0 positive 1 nnel 0 positive	It is AN1 It is VREF- 0' ositive Input So input is AN12 input is AN11 input is AN8 ⁽¹⁾ input is AN8 ⁽¹⁾ input is AN6 ⁽¹⁾	elect for Samp			

REGISTER 20-6: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER

Note 1: These bit settings (AN6, AN7 and AN8) are reserved on PIC24HJ128GPX02, PIC24HJ64GPX02 and PIC24HJ32GPX02 (28-pin) devices.

REGISTER 20-7: AD1CSSL: ADC1 INPUT SCAN SELECT REGISTER LOW ^(1,2))
--	---

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		—	CSS12	CSS11	CSS10	CSS9	CSS8
bit 15		·		·			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			oit	U = Unimplei	mented bit, read	d as '0'	
-n = Value at POR '1' =		'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown

bit 15-13 Unimplemented: Read as '0'

bit 12-0 CSS<12:0>: ADC Input Scan Selection bits

1 = Select ANx for input scan

0 = Skip ANx for input scan

Note 1: On devices without 13 analog inputs, all AD1CSSL bits can be selected by user application. However, inputs selected for scan without a corresponding input on device converts VREF-.

2: CSSx = ANx, where x = 0 through 12.

REGISTER 20-8: AD1PCFGL: ADC1 PORT CONFIGURATION REGISTER LOW^(1,2,3)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable b		oit	U = Unimpler	mented bit, read	l as '0'		

bit 15-13 **Unimplemented:** Read as '0'

bit 12-0 PCFG<12:0>: ADC Port Configuration Control bits

'1' = Bit is set

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexor connected to AVss 0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

'0' = Bit is cleared

- **Note 1:** On devices without 13 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
 - **2:** PCFGx = ANx, where x = 0 through 12.
 - **3:** PCFGx bits have no effect if ADC module is disabled by setting ADxMD bit in the PMDx register. In this case, all port pins multiplexed with ANx will be in Digital mode.

-n = Value at POR

x = Bit is unknown


21.0 COMPARATOR MODULE

- **Note 1:** This data sheet summarizes the features PIC24HJ32GP302/304. the of PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Section 34. Comparator" (DS70212) of the "dsPIC33F/ PIC24H Family Reference Manual', which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Comparator module provides a set of dual input comparators. The inputs to the comparator can be configured to use any one of the four pin inputs (C1IN+, C1IN-, C2IN+ and C2IN-) as well as the Comparator Voltage Reference Input (CVREF).

Note: This peripheral contains output functions that may need to be configured by the peripheral pin select feature. For more information, see Section 11.6 "Peripheral Pin Select".





R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CMIDL		C2EVT	C1EVT	C2EN	C1EN	C2OUTEN ⁽¹⁾	C1OUTEN ⁽²			
bit 15							bit 8			
D O	D O	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
R-0 C2OUT	R-0 C1OUT	C2INV	C1INV	C2NEG	C2POS	C1NEG	C1POS			
bit 7	01001	GZINV	CTINV	CZINEG	02F03	CINEG				
							bit (
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own			
bit 15					nerate interrup	ots. Module is stil	l enabled			
bit 14	Unimplemen	ted: Read as '	0'							
bit 13	C2EVT: Com	parator 2 Even	t							
		ator output char ator output did r		ates						
bit 12	C1EVT: Comparator 1 Event									
		ator output char ator output did r	0	ates						
bit 11	C2EN: Comp	arator 2 Enable	9							
	•	 1 = Comparator is enabled 0 = Comparator is disabled 								
hit 10	•									
bit 10	C1EN: Comparator 1 Enable									
	 1 = Comparator is enabled 0 = Comparator is disabled 									
	C20UTEN: Comparator 2 Output Enable ⁽¹⁾									
bit 9	 1 = Comparator output is driven on the output pad 0 = Comparator output is not driven on the output pad 									
bit 9	1 = Compara	ator output is dr	iven on the ou							
bit 9 bit 8	1 = Compara 0 = Compara	ator output is dr	iven on the ou ot driven on th	e output pad						
	1 = Compara 0 = Compara C1OUTEN: C	ator output is dr ator output is no	iven on the ou ot driven on th utput Enable ⁽	e output pad 2)						
	1 = Compara 0 = Compara C1OUTEN: C 1 = Compara 0 = Compara	ator output is dr ator output is no Comparator 1 O ator output is dr ator output is no	iven on the ou ot driven on th utput Enable ⁽ iven on the ou ot driven on th	e output pad 2) utput pad						
bit 8	1 = Compara 0 = Compara C1OUTEN: C 1 = Compara 0 = Compara C2OUT: Com	ator output is dr ator output is no Comparator 1 O ator output is dr ator output is no parator 2 Outp	iven on the ou ot driven on th utput Enable ⁽ iven on the ou ot driven on th	e output pad 2) utput pad						
bit 8	1 = Compara 0 = Compara C1OUTEN: C 1 = Compara 0 = Compara C2OUT: Com When C2INV	ator output is dr ator output is no comparator 1 O ator output is dr ator output is no parator 2 Outp = 0:	iven on the ou ot driven on th utput Enable ⁽ iven on the ou ot driven on th	e output pad 2) utput pad						
	1 = Compara 0 = Compara C1OUTEN: C 1 = Compara 0 = Compara C2OUT: Com <u>When C2INV</u> 1 = C2 VIN+	ator output is dr ator output is no comparator 1 O ator output is dr ator output is no aparator 2 Outp = 0: > C2 VIN-	iven on the ou ot driven on th utput Enable ⁽ iven on the ou ot driven on th	e output pad 2) utput pad						
bit 8	1 = Compara 0 = Compara C1OUTEN: C 1 = Compara 0 = Compara C2OUT: Com When C2INV	ator output is dr ator output is no comparator 1 O ator output is dr ator output is no parator 2 Outp = 0: > C2 VIN- < C2 VIN-	iven on the ou ot driven on th utput Enable ⁽ iven on the ou ot driven on th	e output pad 2) utput pad						
bit 8	1 = Compara 0 = Compara C1OUTEN: C 1 = Compara 0 = Compara C2OUT: Com <u>When C2INV</u> 1 = C2 VIN+ 0 = C2 VIN+	ator output is dr ator output is no comparator 1 O ator output is dr ator output is no parator 2 Outp = 0 : > C2 VIN- < C2 VIN- = 1: > C2 VIN-	iven on the ou ot driven on th utput Enable ⁽ iven on the ou ot driven on th	e output pad 2) utput pad						

REGISTER 21-1: CMCON: COMPARATOR CONTROL REGISTER

- Note 1: If C2OUTEN = 1, the C2OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.
 - 2: If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.

REGISTER 21-1: CMCON: COMPARATOR CONTROL REGISTER (CONTINUED)

bit 6	C10UT: Comparator 1 Output bit							
	When $C1INV = 0$:							
	1 = C1 VIN + > C1 VIN -							
	0 = C1 VIN + < C1 VIN -							
	When $C1INV = 1$:							
	0 = C1 VIN + > C1 VIN							
	1 = C1 VIN + < C1 VIN-							
bit 5	C2INV: Comparator 2 Output Inversion bit							
	1 = C2 output inverted							
	0 = C2 output not inverted							
bit 4	C1INV: Comparator 1 Output Inversion bit							
	1 = C1 output inverted							
	0 = C1 output not inverted							
bit 3	C2NEG: Comparator 2 Negative Input Configure bit							
	1 = Input is connected to VIN+							
	0 = Input is connected to VIN-							
	See Figure 21-1 for the comparator modes.							
bit 2	C2POS: Comparator 2 Positive Input Configure bit							
	1 = Input is connected to VIN+							
	0 = Input is connected to CVREF							
	See Figure 21-1 for the comparator modes.							
bit 1	C1NEG: Comparator 1 Negative Input Configure bit							
	1 = Input is connected to VIN+							
	0 = Input is connected to VIN-							
	See Figure 21-1 for the comparator modes.							
bit 0	C1POS: Comparator 1 Positive Input Configure bit							
	1 = Input is connected to VIN+							
	0 = Input is connected to CVREF							
	See Figure 21-1 for the comparator modes.							

- Note 1: If C2OUTEN = 1, the C2OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.
 - 2: If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.


21.1 Comparator Voltage Reference

21.1.1 CONFIGURING THE COMPARATOR VOLTAGE REFERENCE

The Voltage Reference module is controlled through the CVRCON register (Register 21-2). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR3:CVR0), with one range offering finer resolution. The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.

FIGURE 21-2: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM



U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	—	_	—	—	_	—	—		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CVREN	CVROE	CVRR	CVRSS		CVR	<3:0>			
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown		
bit 15-8	Unimplemented: Read as '0'								
bit 7	CVREN: Corr	nparator Voltag	e Reference I	Enable bit					
		rcuit powered							
		rcuit powered							
bit 6		nparator VREF							
		oltage level is o oltage level is o		EF pin from CVREF pir	١				
bit 5	CVRR: Comp	arator VREF R	ange Selectio	n bit					
		0			VRSRC/24 step n CVRSRC/32 st				
bit 4		parator VREF \$							
		•		C = VREF + - V	REF-				
				c = AVDD - AV					
bit 3-0	CVR<3:0>: C	omparator VR	F Value Selec	ction $0 \le CVR <$:3:0> ≤ 15 bits				
	When CVRR	= 1.							

When CVRR = 1:

 $\overline{CVREF} = (CVR < 3:0 > / 24) \bullet (CVRSRC)$ When CVRR = 0:

 $\overline{CVREF} = \frac{1}{4} \cdot (CVRSRC) + (CVR < 3:0 > /32) \cdot (CVRSRC)$

NOTES:

22.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

- Note 1: This data sheet summarizes the features PIC24HJ32GP302/304, of the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 37. "Real-Time Clock and Calendar (RTCC)" (DS70301) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This chapter discusses the Real-Time Clock and Calendar (RTCC) module, available on PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices, and its operation. The following are some of the key features of this module:

- Time: hours, minutes and seconds
- 24-hour format (military time)
- Calendar: weekday, date, month and year
- Alarm configurable
- Year range: 2000 to 2099
- Leap year correction
- BCD format for compact firmware
- Optimized for low-power operation
- User calibration with auto-adjust
- Calibration range: ±2.64 seconds error per month
- Requirements: External 32.768 kHz clock crystal
- Alarm pulse or seconds clock output on RTCC pin

The RTCC module is intended for applications where accurate time must be maintained for extended periods of time with minimum to no intervention from the CPU. The RTCC module is optimized for low-power usage to provide extended battery lifetime while keeping track of time.

The RTCC module is a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1, 2000 to 23:59:59 on December 31, 2099.

The hours are available in 24-hour (military time) format. The clock provides a granularity of one second with half-second visibility to the user.




FIGURE 22-1: RTCC BLOCK DIAGRAM

22.1 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers

22.1.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired timer register pair (see Table 22-1).

By writing the RTCVALH byte, the RTCC Pointer value, RTCPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 22-1: RTCVAL REGISTER MAPPING

RTCPTR	RTCC Value Register Window				
<1:0>	RTCVAL<15:8>	RTCVAL<7:0>			
00	MINUTES	SECONDS			
01	WEEKDAY	HOURS			
10	MONTH	DAY			
11	—	YEAR			

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 22-2).

By writing the ALRMVALH byte, the Alarm Pointer value, ALRMPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

TABLE 22-2:	ALRMVAL REGISTER
	MAPPING

ALRMPTR	Alarm Value Register Window				
<1:0>	ALRMVAL<15:8>	ALRMVAL<7:0>			
00	ALRMMIN	ALRMSEC			
01	ALRMWD	ALRMHR			
10	ALRMMNTH	ALRMDAY			
11		_			

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes will decrement the ALRMPTR<1:0> value. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note:	This only applies to read operations and					
	not write operations.					

22.1.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (refer to Example 22-1).

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only 1 instruction cycle time window allowed between the 55h/AA sequence and the setting of RTCWREN; therefore, it is recommended that code follow the procedure in Example 22-1.

EXAMPLE 22-1: SETTING THE RTCWREN BIT

MOV	#NVMKEY, W1	;move the address of NVMKEY into W1	
MOV	#0x55, W2		
MOV	#0xAA, W3		
MOV	W2, [W1]	;start 55/AA sequence	
MOV	W3, [W1]		
BSET	RCFGCAL, #13	;set the RTCWREN bit	

REGISTER 22-1:	RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER ⁽¹⁾

R/W-0	U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	
RTCEN ⁽²⁾	_	RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPT	R<1:0>	
bit 15							bit	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			CAL	_<7:0>				
bit 7							bit	
Legend:								
R = Readable bit W = Writable bit		bit	U = Unimplem	ented bit, read	l as '0'			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	lown	
bit 15	RTCEN: RT	CC Enable bit ⁽²⁾	1					
		nodule is enable						
		nodule is disable						
bit 14	-	nted: Read as '						
bit 13		RTCC Value R	0					
				an be written to b re locked out fror		n to by the user		
bit 12	RTCSYNC:	RTCC Value Re	gisters Read	Synchronization	bit			
	1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple							
	resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid							
				registers can be	e read without	concern over a	rollover rippl	
bit 11		Half-Second Sta						
2		half period of a						
		If period of a sec						
bit 10	RTCOE: RT	CC Output Enal	ole bit					
		output enabled						
		output disabled						
bit 9-8				ndow Pointer bit				
				registers when r every read or wri				
	RTCVAL<15			2				
	11 = Reserv	ved						
	10 = MONTI							
	01 = WEEKI 00 = MINUT							
	RTCVAL<7:							
	11 = YEAR							
	10 = DAY	_						
	01 = HOUR							
	00 = SECO	200						
Note 1: The	e RCFGCAL re	egister is only af	fected by a P	OR.				
			-	RTCWREN = 1.				

3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

REGISTER 22-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾ (CONTINUED)

- Note 1: The RCFGCAL register is only affected by a POR.
 - 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
 - 3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	-	—	—	
bit 15		· · · · · · · · · · · · · · · · · · ·					bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
	_		_	_		RTSECSEL ⁽¹⁾	PMPTTL
bit 7		·					bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unknow	wn	
L							

bit 15-2	Unimplemented: Read as '0'
bit 1	RTSECSEL: RTCC Seconds Clock Output Select bit ⁽¹⁾
	 1 = RTCC seconds clock is selected for the RTCC pin 0 = RTCC alarm pulse is selected for the RTCC pin
bit 0	PMPTTL: PMP Module TTL Input Buffer Select bit
	1 = PMP module uses TTL input buffers
	0 = PMP module uses Schmitt Trigger input buffers

Note 1: To enable the actual RTCC output, the RTCOE bit (RCFGCAL<10>) needs to be set.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ALRMEN	CHIME		AMA	SK<3:0>		ALRMPT	R<1:0>	
bit 15							bit	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			ARP	T<7:0>				
bit 7							bit	
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own	
bit 15		arm Enable bit						
		•	ed automatic	ally after an ala	rm event when	ever ARPT<7:0	> = 0x00 ar	
	CHIME = 0 = Alarm is	- /						
bit 14	CHIME: Chin							
DIL 14			T 70 hite o	ra allowed to ra	ll over from Ove			
				re allowed to ro top once they r				
bit 13-10		>: Alarm Mask						
		rved – do not u	•					
	101x = Reserved - do not use							
	1001 = Once a year (except when configured for February 29th, once every 4 years)							
	1000 = Once							
	0111 = Once a week 0110 = Once a day							
	0101 = Every							
	-	/ 10 minutes						
	$0 \pm 0 = Every$	10 111110100						
	0011 = Every	/ minute						
	0011 = Every 0010 = Every	/ minute / 10 seconds						
	0011 = Every 0010 = Every 0001 = Every	/ minute / 10 seconds / second						
hit 9-8	0011 = Every 0010 = Every 0001 = Every 0000 = Every	/ minute / 10 seconds / second / half second	ue Register V	Vindow Pointer	hits			
bit 9-8	0011 = Every 0010 = Every 0001 = Every 0000 = Every ALRMPTR<1	/ minute / 10 seconds / second / half second :0>: Alarm Val	-	Vindow Pointer		I H and AI RM\/		
bit 9-8	0011 = Every 0010 = Every 0001 = Every 0000 = Every ALRMPTR<1 Points to the o	/ minute / 10 seconds / second / half second l: 0>: Alarm Val corresponding <i>I</i>	Alarm Value re	egisters when re	ading ALRMVA	LH and ALRMV		
bit 9-8	0011 = Every 0010 = Every 0001 = Every 0000 = Every ALRMPTR<1 Points to the o	/ minute / 10 seconds / second / half second l :0>: Alarm Val corresponding <i>I</i> R<1:0> value d	Alarm Value re	egisters when re	ading ALRMVA			
bit 9-8	0011 = Every 0010 = Every 0001 = Every 0000 = Every ALRMPTR<1 Points to the of the ALRMPT	/ minute / 10 seconds / second / half second l: 0>: Alarm Val corresponding <i>A</i> R<1:0> value de <u>5:8>:</u>	Alarm Value re	egisters when re	ading ALRMVA			
bit 9-8	0011 = Every 0010 = Every 0001 = Every 0000 = Every ALRMPTR<1 Points to the of the ALRMPTI ALRMVAL<1 11 = Unimple 10 = ALRMM	/ minute / 10 seconds / second / half second l: 0>: Alarm Val corresponding <i>A</i> R<1:0> value de <u>5:8>:</u> emented INTH	Alarm Value re	egisters when re	ading ALRMVA			
bit 9-8	0011 = Every 0010 = Every 0001 = Every 0000 = Every ALRMPTR<1 Points to the of the ALRMPTI ALRMVAL<1 11 = Unimple 10 = ALRMM 01 = ALRMW	/ minute / 10 seconds / second / half second l: 0>: Alarm Val corresponding <i>A</i> R<1:0> value de <u>5:8>:</u> emented INTH /D	Alarm Value re	egisters when re	ading ALRMVA			
bit 9-8	0011 = Every 0010 = Every 0001 = Every ALRMPTR<1 Points to the of the ALRMPTI <u>ALRMVAL<11</u> 11 = Unimple 10 = ALRMM 01 = ALRMM 00 = ALRMM	/ minute / 10 seconds / second / half second l: 0>: Alarm Val corresponding <i>A</i> R<1:0> value de <u>5:8>:</u> emented INTH /D IIN	Alarm Value re	egisters when re	ading ALRMVA			
bit 9-8	0011 = Every 0010 = Every 0001 = Every 0000 = Every ALRMPTR<1 Points to the of the ALRMPTI ALRMVAL<1 11 = Unimple 10 = ALRMM 01 = ALRMM 00 = ALRMM ALRMVAL<7	/ minute / 10 seconds / second / half second l: 0>: Alarm Val corresponding <i>A</i> R<1:0> value de <u>5:8>:</u> emented INTH /D IIN :0>:	Alarm Value re	egisters when re	ading ALRMVA			
bit 9-8	0011 = Every 0010 = Every 0001 = Every ALRMPTR<1 Points to the of the ALRMPTI <u>ALRMVAL<11</u> 11 = Unimple 10 = ALRMM 01 = ALRMM 00 = ALRMM	/ minute / 10 seconds / second / half second l: 0>: Alarm Val corresponding <i>I</i> R<1:0> value de <u>5:8>:</u> emented INTH /D IIN : <u>0>:</u> emented	Alarm Value re	egisters when re	ading ALRMVA			
bit 9-8	0011 = Every 0010 = Every 0001 = Every 0000 = Every ALRMPTR<1 Points to the of the ALRMPTI <u>ALRMVAL<13</u> 11 = Unimple 10 = ALRMM 00 = ALRMM <u>ALRMVAL<7</u> 11 = Unimple 10 = ALRMD 01 = ALRMM	/ minute / 10 seconds / second / half second l: 0>: Alarm Val corresponding <i>A</i> R<1:0> value de <u>5:8>:</u> emented INTH /D IIN : <u>0>:</u> emented AY R	Alarm Value re	egisters when re	ading ALRMVA			
	0011 = Every 0010 = Every 0001 = Every ALRMPTR<1 Points to the of the ALRMPTI <u>ALRMVAL<13</u> 11 = Unimple 10 = ALRMM 01 = ALRMM 00 = ALRMM 11 = Unimple 10 = ALRMM 01 = ALRMM 01 = ALRMM	/ minute / 10 seconds / second / half second l: 0>: Alarm Val corresponding <i>A</i> R<1:0> value de <u>5:8>:</u> emented INTH /D IIN <u>:0>:</u> emented AY R EC	Alarm Value re ecrements on	egisters when re every read or w	ading ALRMVA			
	0011 = Every 0010 = Every 0001 = Every ALRMPTR<1 Points to the of the ALRMPTI <u>ALRMVAL<11</u> 11 = Unimple 10 = ALRMM 01 = ALRMM <u>ALRMVAL<7</u> 11 = Unimple 10 = ALRMD 01 = ALRMD 01 = ALRMD 01 = ALRMS ARPT<7:0>:	/ minute / 10 seconds / second / half second l: 0>: Alarm Val corresponding <i>A</i> R<1:0> value de <u>5:8>:</u> emented INTH /D IIN : <u>0>:</u> emented AY R EC Alarm Repeat	Alarm Value re ecrements on Counter Value	egisters when re every read or w	ading ALRMVA			
	0011 = Every 0010 = Every 0001 = Every ALRMPTR<1 Points to the of the ALRMPTI <u>ALRMVAL<11</u> 11 = Unimple 10 = ALRMM 01 = ALRMM <u>ALRMVAL<7</u> 11 = Unimple 10 = ALRMD 01 = ALRMD 01 = ALRMD 01 = ALRMS ARPT<7:0>:	/ minute / 10 seconds / second / half second l: 0>: Alarm Val corresponding <i>A</i> R<1:0> value de <u>5:8>:</u> emented INTH /D IIN <u>:0>:</u> emented AY R EC	Alarm Value re ecrements on Counter Value	egisters when re every read or w	ading ALRMVA			
bit 9-8 bit 7-0	0011 = Every 0010 = Every 0001 = Every ALRMPTR<1 Points to the of the ALRMPTI <u>ALRMVAL<11</u> 11 = Unimple 10 = ALRMM 01 = ALRMM <u>ALRMVAL<7</u> 11 = Unimple 10 = ALRMD 01 = ALRMD 01 = ALRMD 01 = ALRMS ARPT<7:0>:	/ minute / 10 seconds / second / half second l: 0>: Alarm Val corresponding <i>A</i> R<1:0> value de <u>5:8>:</u> emented INTH /D IIN : <u>0>:</u> emented AY R EC Alarm Repeat	Alarm Value re ecrements on Counter Value	egisters when re every read or w	ading ALRMVA			
	0011 = Every 0010 = Every 0001 = Every ALRMPTR<1 Points to the of the ALRMPTI <u>ALRMVAL<11</u> 11 = Unimple 10 = ALRMM 01 = ALRMM 00 = ALRMM 01 = ALRMD 01 = ALRMD 01 = ALRMD 01 = ALRMS ARPT<7:0>: 11111111 =	/ minute / 10 seconds / second / half second l: 0>: Alarm Val corresponding <i>A</i> R<1:0> value de <u>5:8>:</u> emented INTH /D IIN : <u>0>:</u> emented AY R EC Alarm Repeat Alarm will repe	Alarm Value re ecrements on Counter Value eat 255 more	egisters when re every read or w	ading ALRMVA			
	0011 = Every 0010 = Every 0001 = Every 0000 = Every ALRMPTR<1 Points to the of the ALRMPTI <u>ALRMVAL<11</u> 11 = Unimple 10 = ALRMM 01 = ALRMM 00 = ALRMM 01 = ALRMD 01 = ALRMD 01 = ALRMB ARPT<7:0>: 11111111 =	/ minute / 10 seconds / second / half second l: 0>: Alarm Val corresponding A R<1:0> value de <u>5:8>:</u> emented INTH /D IIN : <u>0>:</u> emented AY R EC Alarm Repeat Alarm will repe	Alarm Value re ecrements on Counter Value Pat 255 more f repeat	egisters when re every read or w e bits times	ading ALRMVA rrite of ALRMVA		nes '00'.	

REGISTER 22-4: RTCVAL (WHEN RTCPTR<1:0> = 11): YEAR VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	YRTEN	l <3:0>			YRON	E<3:0>	
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimpler	mented bit, read	l as '0'		
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unki	nown	

bit 15-8	Unimplemented: Read as '0'
bit 7-4	YRTEN<3:0>: Binary Coded Decimal Value of Year's Tens Digit; contains a value from 0 to 9
bit 3-0	YRONE<3:0>: Binary Coded Decimal Value of Year's Ones Digit; contains a value from 0 to 9

Note 1: A write to the YEAR register is only allowed when RTCWREN = 1.

REGISTER 22-5: RTCVAL (WHEN RTCPTR<1:0> = 10): MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R-x	R-x	R-x	R-x	R-x
—	—	—	MTHTEN0		MTHON	IE<3:0>	
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN<1:0>			DAYON	IE<3:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; contains a value of 0 or 1
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit; contains a value from 0 to 9
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit; contains a value from 0 to 3
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 22-6: RTCVAL (WHEN RTCPTR<1:0> = 01): WKDYHR: WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

- - - WDAY<2:0> bit 15 bit 8	U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
bit 15 bit 8	—	—	—	—	—		WDAY<2:0>	
	bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN<1:0>		HRONE<3:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit; contains a value from 0 to 6
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit; contains a value from 0 to 2
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

'1' = Bit is set

REGISTER 22-7: RTCVAL (WHEN RTCPTR<1:0> = 00): **MINUTES AND SECONDS VALUE REGISTER**

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—		MINTEN<2:0>			MINON	E<3:0>	
bit 15							bit 8
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	SECTEN<2:0>				SECON	IE<3:0>	

bit 7			bit 0
Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	

'0' = Bit is cleared

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit; contains a value from 0 to 5
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit; contains a value from 0 to 9
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit; contains a value from 0 to 5
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit; contains a value from 0 to 9

-n = Value at POR

x = Bit is unknown

REGISTER 22-8: ALRMVAL (WHEN ALRMPTR<1:0> = 10): ALARM MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	MTHTEN0		MTHON	IE<3:0>	
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	DAYTEN<1:0>		DAYONE<3:0>			
bit 7	•						bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; contains a value of 0 or 1
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit; contains a value from 0 to 9
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit; contains a value from 0 to 3
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 22-9: ALRMVAL (WHEN ALRMPTR<1:0> = 01): ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—	—	_	_	WDAY2	WDAY1	WDAY0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN<1:0>		HRONE<3:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit; contains a value from 0 to 6
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit; contains a value from 0 to 2
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 22-10: ALRMVAL (WHEN ALRMPTR<1:0> = 00): ALARM MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—		MINTEN<2:0>			MINON	NE<3:0>	
bit 15				·			bit 8
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
— SECTEN<2:0>		SECONE<3:0>					
bit 7	·						bit 0
Legend:							
R = Readable bit W = Writable bit		U = Unimplen	nented bit, read	d as '0'			
-n = Value at POR '1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		

bit 15 Unimplemented: Read as '0'

bit 14-12 MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit; contains a value from 0 to 5

bit 11-8MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit; contains a value from 0 to 9bit 7Unimplemented: Read as '0'

bit 6-4 SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit; contains a value from 0 to 5

bit 3-0 SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit; contains a value from 0 to 9

23.0 PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

- Note 1: This data sheet summarizes the features the PIC24HJ32GP302/304, of PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet. refer to Section 36. "Programmable Cyclic Redundancy Check (CRC)" (DS70298) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The programmable CRC generator offers the following features:

- User-programmable polynomial CRC equation
- Interrupt output
- Data FIFO

FIGURE 23-1: CRC SHIFTER DETAILS

23.1 Overview

The module implements a software configurable CRC generator. The terms of the polynomial and its length can be programmed using the CRCXOR bits (X<15:1>) and the CRCCON bits (PLEN<3:0>), respectively.

EQUATION 23-1: CRC EQUATION

$$x^{16} + x^{12} + x^5 + 1$$


To program this polynomial into the CRC generator, the CRC register bits should be set as shown in Table 23-1.

TABLE 23-1:	EXAMPLE	CRC SETUP
-------------	---------	------------------

Bit Name	Bit Value	
PLEN<3:0>	1111	
X<15:1>	00010000010000	

For the value of X<15:1>, the 12th bit and the 5th bit are set to '1', as required by the CRC equation. The 0th bit required by the CRC equation is always XORed. For a 16-bit polynomial, the 16th bit is also always assumed to be XORed; therefore, the X<15:1> bits do not have the 0th bit or the 16th bit.

The topology of a standard CRC generator is shown in Figure 23-2.






FIGURE 23-2: CRC GENERATOR RECONFIGURED FOR $x^{16} + x^{12} + x^5 + 1$

23.2 User Interface

23.2.1 DATA INTERFACE

To start serial shifting, a '1' must be written to the CRCGO bit.

The module incorporates a FIFO that is 8 deep when PLEN (PLEN<3:0>) > 7, and 16 deep, otherwise. The data for which the CRC is to be calculated must first be written into the FIFO. The smallest data element that can be written into the FIFO is one byte. For example, if PLEN = 5, then the size of the data is PLEN + 1 = 6. The data must be written as follows:

```
data[5:0] = crc_input[5:0]
data[7:6] = `bxx
```

Once data is written into the CRCWDAT MSb (as defined by PLEN), the value of VWORD (VWORD<(VWORD<4:0>) increments by one. The serial shifter starts shifting data into the CRC engine when CRCGO = 1 and VWORD > 0. When the MSb is shifted out, VWORD decrements by one. The serial shifter continues shifting until the VWORD reaches 0. Therefore, for a given value of PLEN, it will take (PLEN + 1) * VWORD number of clock cycles to complete the CRC calculations.

When VWORD reaches 8 (or 16), the CRCFUL bit will be set. When VWORD reaches 0, the CRCMPT bit will be set.

To continually feed data into the CRC engine, the recommended mode of operation is to initially "prime" the FIFO with a sufficient number of words so no interrupt is generated before the next word can be written. Once that is done, start the CRC by setting the CRCGO bit to '1'. From that point onward, the VWORD<4:0> bits should be polled. If they read less than 8 or 16, another word can be written into the FIFO.

To empty words already written into a FIFO, the CRCGO bit must be set to '1' and the CRC shifter allowed to run until the CRCMPT bit is set.

Also, to get the correct CRC reading, it is necessary to wait for the CRCMPT bit to go high before reading the CRCWDAT register.

If a word is written when the CRCFUL bit is set, the VWORD Pointer will roll over to 0. The hardware will then behave like the FIFO is empty. However, the condition to generate an interrupt will not be met; therefore, no interrupt will be generated (See Section 23.2.2 "Interrupt Operation").

At least one instruction cycle must pass after a write to CRCWDAT before a read of the VWORD bits is done.

23.2.2 INTERRUPT OPERATION

When the VWORD<4:0> bits make a transition from a value of '1' to '0', an interrupt will be generated.

23.3 Operation in Power-Saving Modes

23.3.1 SLEEP MODE

If Sleep mode is entered while the module is operating, the module will be suspended in its current state until clock execution resumes.

23.3.2 IDLE MODE

To continue full module operation in Idle mode, the CSIDL bit must be cleared prior to entry into the mode.

If CSIDL = 1, the module will behave the same way as it does in Sleep mode; pending interrupt events will be passed on, even though the module clocks are not available.

Registers 23.4

The CRC module provides the following registers:

- CRC Control Register
- CRC XOR Polynomial Register

REGISTER 23-1: CRCCON: CRC CONTROL REGISTER

U-0	U-0	R/W-0	R-0	R-0	R-0	R-0	R-0
—	—	CSIDL			VWORD<4:0>		
bit 15							bit 8
R-0	R-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CRCFUL	CRCMPT	—	CRCGO		PLEN	<3:0>	
bit 7			•				bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	CSIDL: CRC Stop in Idle Mode bit
	1 = Discontinue module operation when device enters Idle mode0 = Continue module operation in Idle mode
bit 12-8	VWORD<4:0>: Pointer Value bits
	Indicates the number of valid words in the FIFO. Has a maximum value of 8 when PLEN<3:0> is greater than 7, or 16 when PLEN<3:0> is less than or equal to 7.
bit 7	CRCFUL: FIFO Full bit
	1 = FIFO is full
	0 = FIFO is not full
bit 6	CRCMPT: FIFO Empty Bit
	1 = FIFO is empty
	0 = FIFO is not empty
bit 5	Unimplemented: Read as '0'
bit 4	CRCGO: Start CRC bit
	1 = Start CRC serial shifter
	0 = Turn off CRC serial shifter after FIFO is empty
bit 3-0	PLEN<3:0>: Polynomial Length bits
	Denotes the length of the polynomial to be generated minus 1.

REGISTER 23-2: CRCXOR: CRC XOR POLYNOMIAL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			Х<	15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
			X<7:1>				—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-1 X<15:1>: XOR of Polynomial Term Xⁿ Enable bits

bit 0 Unimplemented: Read as '0'

24.0 PARALLEL MASTER PORT (PMP)

Note 1: This data sheet summarizes the features PIC24HJ32GP302/304, of the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 35. "Parallel Master Port (PMP)" (DS70299) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com). 2: Some registers and associated bits described in this section may not be available on all devices. Refer to

Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The Parallel Master Port (PMP) module is a parallel 8-bit I/O module, specifically designed to communicate with a wide variety of parallel devices, such as communication peripherals, LCDs, external memory

FIGURE 24-1: PMP MODULE OVERVIEW

devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP is highly configurable.

Key features of the PMP module include:

- Fully Multiplexed Address/Data Mode
- Demultiplexed or Partially Multiplexed Address/ Data Mode:
 - Up to 11 address lines with single Chip Select
 - Up to 12 address lines without Chip Select
- Single Chip Select Line
- Programmable Strobe Options:
 - Individual Read and Write Strobes or;
 - Read/Write Strobe with Enable Strobe
- Address Auto-Increment/Auto-Decrement
- Programmable Address/Data Multiplexing
- Programmable Polarity on Control Signals
- Legacy Parallel Slave Port Support
- Enhanced Parallel Slave Support:
 - Address Support
 - 4-Byte Deep Auto-Incrementing Buffer
- Programmable Wait States
- Selectable Input Voltage Levels



	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PMPEN	_	PSIDL	ADRMUX1	ADRMUX0	PTBEEN	PTWREN	PTRDEN			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0 ⁽¹⁾	U-0	R/W-0 ⁽¹⁾	R/W-0	R/W-0	R/W-0			
CSF1	CSF0	ALP	0-0	CS1P	BEP	WRSP	RDSP			
bit 7	0010			0011	DEI	WIXOI	bit (
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'				
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown			
bit 15	PMPEN: Para	allel Master Po	rt Enable bit							
	1 = PMP ena	abled								
	0 = PMP disa	abled, no off-ch	nip access per	formed						
bit 14	Unimplemen	nted: Read as '	0'							
bit 13		in Idle Mode bi								
		nue module ope e module opera			lle mode					
bit 12-11	ADRMUX1:A	DRMUX0: Add	lress/Data Mu	Itiplexing Selec	ction bits ⁽¹⁾					
	ADRMUX1:ADRMUX0: Address/Data Multiplexing Selection bits ⁽¹⁾ 11 = Reserved									
	10 = All 16 bits of address are multiplexed on PMD<7:0> pins									
	01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper 3 bits are multiplexed on									
			ss are multiple	exed on PMD-	<7:0> pins, upp	per 3 bits are n	nultiplexed o			
	PMA<10	0:8>			<7:0> pins, upp	per 3 bits are n	nultiplexed o			
bit 10	PMA<10 00 = Address	0:8> s and data appe	ear on separat	e pins		per 3 bits are n	nultiplexed o			
bit 10	PMA<10 00 = Address PTBEEN: By 1 = PMBE po	0:8> s and data appe te Enable Port ort enabled	ear on separat	e pins		ber 3 bits are n	nultiplexed o			
bit 10	PMA<10 00 = Address PTBEEN: By 1 = PMBE po 0 = PMBE po	0:8> s and data appe te Enable Port ort enabled ort disabled	ear on separat Enable bit (16	e pins i-bit Master mo		ber 3 bits are n	nultiplexed o			
bit 10 bit 9	PMA<10 00 = Address PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/F	0:8> s and data appe te Enable Port ort enabled ort disabled frite Enable Stro PMENB port en	ear on separat Enable bit (16 obe Port Enab abled	e pins i-bit Master mo		ber 3 bits are n	nultiplexed or			
bit 9	PMA<10 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F	0:8> s and data appert ort enable Port ort enabled ort disabled /rite Enable Stro PMENB port en PMENB port dis	ear on separat Enable bit (16 obe Port Enab abled sabled	e pins -bit Master mo le bit		ber 3 bits are n	nultiplexed o			
	PMA<10 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Ref	0:8> s and data appert ort enable Port ort enabled ort disabled /rite Enable Stro PMENB port en PMENB port dis ead/Write Strob	ear on separat Enable bit (16 obe Port Enab abled sabled e Port Enable	e pins -bit Master mo le bit		ber 3 bits are n	nultiplexed o			
bit 9	PMA<10 00 = Address PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/F 0 = PMWR/F 0 = PMWR/F PTRDEN: Re 1 = PMRD/P	0:8> s and data appe te Enable Port ort enabled ort disabled Vrite Enable Stro PMENB port en PMENB port dis ead/Write Strob <u>PMWR</u> port ena	ear on separat Enable bit (16 obe Port Enab abled sabled e Port Enable bled	e pins -bit Master mo le bit		ber 3 bits are n	nultiplexed or			
bit 9	PMA<10 00 = Address PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/F 0 = PMWR/F 0 = PMWR/F 1 = PMRD/P 0 = PMRD/P	0:8> s and data appert of Enable Port of enabled of disabled write Enable Strop PMENB port en PMENB port dis ead/Write Strob PMWR port ena PMWR port disa	ear on separat Enable bit (16 obe Port Enab abled sabled e Port Enable bled ibled	e pins -bit Master mo le bit		ber 3 bits are n	nultiplexed or			
bit 9 bit 8	PMA<10 00 = Address PTBEEN: By 1 = PMBE po 0 = PMBE po PTWREN: W 1 = PMWR/F 0 = PMWR/F 0 = PMWR/F 1 = PMRD/P 0 = PMRD/P	0:8> s and data appert of Enable Port of enabled of disabled frite Enable Stro PMENB port en PMENB port dis ead/Write Strob MWR port disa Chip Select Fu	ear on separat Enable bit (16 obe Port Enab abled sabled e Port Enable bled ibled	e pins -bit Master mo le bit		ber 3 bits are n	nultiplexed o			
bit 9 bit 8	PMA<10 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Re 1 = PMRD/P 0 = PMRD/P 0 = PMRD/P 1 = Reserve 10 = PMCS1	0:8> s and data appert of Enable Port of enabled of disabled frite Enable Strop PMENB port en PMENB port disa ad/Write Strob MWR port disa Chip Select Fue of unctions as cl	ear on separat Enable bit (16 obe Port Enab abled sabled e Port Enable bled ibled inction bits	e pins -bit Master mo le bit		ber 3 bits are n	nultiplexed o			
bit 9 bit 8 bit 7-6	PMA<10 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Re 1 = PMRD/P 0 = PMRD/P CSF1:CSF0: 11 = Reserve 10 = PMCS1 0x = PMCS1	0:8> s and data appe te Enable Port ort enabled ort disabled /rite Enable Stro PMENB port en PMENB port dis cad/Write Strob PMER port ena PMER port ena PMER port disa Chip Select Fu ed functions as a	ear on separat Enable bit (16 obe Port Enab abled abled e Port Enable bled bled unction bits nip select ddress bit 14	e pins -bit Master mo le bit		ber 3 bits are n	nultiplexed o			
bit 9 bit 8 bit 7-6	PMA<10 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Ref 1 = PMRD/P CSF1:CSF0: 11 = Reserve 10 = PMCS1 0x = PMCS1 ALP: Address 1 = Active-hi	0:8> s and data appertent of the Enable Port of the enabled of the Enable Strop PMENB port ena PMENB port dis ad/Write Strob PMWR port disa PMWR port disa Chip Select Functions as all functions as all s Latch Polarity igh (PMALL and	ear on separat Enable bit (16 obe Port Enab abled abled bled bled unction bits hip select ddress bit 14 v bit ⁽¹⁾	e pins -bit Master mo le bit		ber 3 bits are n	nultiplexed o			
bit 9 bit 8 bit 7-6 bit 5	PMA<10 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F PTRDEN: Re 1 = PMRD/P 0 = PMRD/P 0 = PMRD/P CSF1:CSF0: 11 = Reserve 10 = PMCS1 0x = PMCS1 0x = PMCS1 0x = Active-hi 0 = Active-lo	0:8> s and data appert of Enable Port of enabled of disabled frite Enable Strop PMENB port en PMENB port disa ad/Write Strob MWR port disa Chip Select Fue d functions as all s Latch Polarity igh (PMALL and w (PMALL and	ear on separat Enable bit (16 obe Port Enab abled abled e Port Enable bled unction bits hip select ddress bit 14 / bit ⁽¹⁾ d PMALH)	e pins -bit Master mo le bit		ber 3 bits are n	nultiplexed o			
bit 9 bit 8 bit 7-6 bit 5 bit 4	PMA<10 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Ref 1 = PMRD/P 0 = PMRD/P CSF1:CSF0: 11 = Reserve 10 = PMCS1 0x = PMCS1 0x = PMCS1 0x = Active-hi 0 = Active-lo Unimplemen	0:8> s and data appe the Enable Port ort enabled ort disabled drite Enable Strop PMENB port en PMENB port disa control port disa drite Strob PMWR port disa Chip Select Fu ed functions as all functions as all s Latch Polarity igh (PMALL and thed: Read as f	ear on separat Enable bit (16 obe Port Enab abled abled bled unction bits hip select ddress bit 14 v bit ⁽¹⁾ <u>d PMALH</u>) 0'	e pins -bit Master mo le bit		ber 3 bits are n	nultiplexed o			
bit 9 bit 8 bit 7-6 bit 5	PMA<10 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Ref 1 = PMRD/P CSF1:CSF0: 11 = Reservet 10 = PMCS1 0x = PMCS1 0x = PMCS1 0x = Active-hi 0 = Active-hi 1 = Active-hi 1 = Active-hi	0:8> s and data apperter Enable Port ort enabled ort disabled drite Enable Strop PMENB port en PMENB port dis ead/Write Strob PMWR port disa Chip Select Fue functions as al s Latch Polarity igh (PMALL and w (PMALL and ted: Read as ' Select 1 Polarity igh (PMCS1/PM	ear on separat Enable bit (16 obe Port Enab abled abled bled unction bits hip select ddress bit 14 v bit ⁽¹⁾ d PMALH) 0' y bit ⁽¹⁾	e pins -bit Master mo le bit		ber 3 bits are n	nultiplexed o			
bit 9 bit 8 bit 7-6 bit 5 bit 4 bit 3	PMA<10 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Re 1 = PMRD/P 0 = PMRD/P 0 = PMRD/P 0 = PMRD/P 1 = Reserve 10 = PMCS1 0x = PMCS1 0x = PMCS1 0x = PMCS1 0x = Active-hi 0 = Active-hi 0 = Active-hi 0 = Active-hi 0 = Active-hi	0:8> s and data appert of Enable Port of Enable Port of Enabled of disabled frite Enable Strop PMENB port en PMENB port disa ad/Write Strob MWR port disa Chip Select Fue d functions as a s Latch Polarity igh (PMALL and of the Charlet and igh (PMALL and of the Charlet and igh (PMCS1/PM igh (PMCS1/PM	ear on separat Enable bit (16 obe Port Enab abled abled bled bled unction bits hip select ddress bit 14 / bit ⁽¹⁾ <u>PMALH</u>) 0' y bit ⁽¹⁾ <u>ACS1</u>) CS1)	e pins -bit Master mo le bit		ber 3 bits are n	nultiplexed o			
bit 9 bit 8 bit 7-6 bit 5 bit 4	PMA<10 00 = Address PTBEEN: By 1 = PMBE pc 0 = PMBE pc PTWREN: W 1 = PMWR/F 0 = PMWR/F PTRDEN: Re 1 = PMRD/P 0 = PMRD/P 0 = PMRD/P CSF1:CSF0: 11 = Reserve 10 = PMCS1 0x = PMCS1 0x = PMCS1 0x = PMCS1 0x = Active-hi 0 = Active-hi 0 = Active-hi 0 = Active-hi 0 = Active-hi 0 = Active-hi	0:8> s and data apperter Enable Port ort enabled ort disabled drite Enable Strop PMENB port en PMENB port dis ead/Write Strob PMWR port disa Chip Select Fue functions as al s Latch Polarity igh (PMALL and w (PMALL and ted: Read as ' Select 1 Polarity igh (PMCS1/PM	ear on separat Enable bit (16 obe Port Enab abled abled bled bled unction bits hip select ddress bit 14 bit(1) <u>d PMALH</u>) 0' y bit(1) <u>ACS1</u>) CS1) it	e pins -bit Master mo le bit		ber 3 bits are n	nultiplexed o			

Note 1: These bits have no effect when their corresponding pins are used as address lines.

REGISTER 24-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED)

bit 1	WRSP: Write Strobe Polarity bit
	For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10):
	 1 = Write strobe active-high (PMWR) 0 = Write strobe active-low (PMWR)
	For Master mode 1 (PMMODE<9:8> = 11):
	1 = Enable strobe active-high (PMENB)0 = Enable strobe active-low (PMENB)
bit 0	RDSP: Read Strobe Polarity bit
	For Slave modes and Master mode 2 (PMMODE<9:8> = 00,01,10):
	1 = Read strobe active-high (PMRD)
	$0 = \text{Read strobe active-low } (\overline{\text{PMRD}})$
	For Master mode 1 (PMMODE<9:8> = 11):
	 1 = Read/write strobe active-high (PMRD/PMWR) 0 = Read/write strobe active-low (PMRD/PMWR)

Note 1: These bits have no effect when their corresponding pins are used as address lines.

R-0 BUSY bit 15 R/W-0 WAITB- bit 7 Legend: R = Readable -n = Value at P bit 15	R/W-0 <1:0> ⁽¹⁾	R/W-0 M<1:0> R/W-0 W = Writable '1' = Bit is set	R/W-0 WAIT	R/W-0 M<1:0> R/W-0	R/W-0 MODE16 R/W-0	R/W-0	R/W-0 E<1:0> bit R/W-0 <1:0>(1) bit
bit 15 R/W-0 WAITB bit 7 Legend: R = Readable -n = Value at P	R/W-0 <1:0> ⁽¹⁾	R/W-0 W = Writable	R/W-0 WAIT	R/W-0		R/W-0	bit R/W-0 <1:0> ⁽¹⁾
R/W-0 WAITB bit 7 Legend: R = Readable -n = Value at P	<1:0> ⁽¹⁾	W = Writable	WAIT		R/W-0		R/W-0 <1:0> ⁽¹⁾
WAITB bit 7 Legend: R = Readable -n = Value at P	<1:0> ⁽¹⁾	W = Writable	WAIT		R/W-0		<1:0> ⁽¹⁾
bit 7 Legend: R = Readable -n = Value at P	bit			ſM<3:0>		WAITE	
Legend: R = Readable -n = Value at P			bit		· · · · · ·		bit
R = Readable -n = Value at P			bit				
-n = Value at P			bit				
	OR	'1' = Bit is set		U = Unimple	mented bit, read	as '0'	
bit 15				'0' = Bit is cle	eared	x = Bit is unkr	nown
	BUSY: Busy	/ bit (Master mod	le only)				
	-	usy (not useful v	• •	cessor stall is a	ctive)		
bit 14-13	IRQM<1:0>	Interrupt Reque	est Mode bits				
	or on a 10 = No inte 01 = Interru		eration when processor st	PMA<1:0> = 1 all activated	Write Buffer 3 is v 11 (Addressable de		
bit 12-11	INCM<1:0>	Increment Mod	e bits				
	10 = Decrer 01 = Increm	ead and write burnent ADDR<10: nent ADDR<10:0 rement or decrer	0> by 1 every > by 1 every	read/write cyc read/write cycl		')	
bit 10	MODE16: 8	/16-bit Mode bit					
					o the data registe the data register		
bit 9-8		Parallel Port N			C C		
	10 =Master 01 =Enhanc	mode 2 (PMCS ² ed PSP, control	l, PMRD <u>, PM</u> signals (PMF	WR, PMBE, P RD, PMWR, PM	PMBE, PMA <x:0: MA<x:0> and PM <u>ICS1, PMD<7:0></u> PMWR, PMCS1</x:0></x:0: 	1D<7:0>) ⊷ and PMA<1:())
bit 7-6	WAITB<1:0	>: Data Setup to	Read/Write	Nait State Cor	figuration bits ⁽¹⁾		
	11 = Data w 10 = Data w 01 = Data w	rait of 4 TCY; mul rait of 3 TCY; mul rait of 2 TCY; mul rait of 1 TCY; mul	tiplexed addr tiplexed addr tiplexed addr	ess phase of 4 ess phase of 3 ess phase of 2	ТСҮ ТСҮ ТСҮ		
bit 5-2			-	-	onfiguration bits		
		t of additional 15			J		
	•						
	•						
		t of additional 1		on forced into	one TCY)		
bit 1-0		- Data Hold Aft					
	11 = Wait of 10 = Wait of 01 = Wait of 00 = Wait of	4 TCY 3 TCY 2 TCY					

Register 24-2: PMMODE: PARALLEL PORT MODE REGISTER

Note 1: WAITB and WAITE bits are ignored whenever WAITM3:WAITM0 = 0000.

REGISTER 24-3: PMADDR: PARALLEL PORT ADDRESS REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADDR15	CS1			ADDF	R<13:8>		
bit 15		•					bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ADDR	R<7:0>			
bit 7							bit 0
Legend:							

R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	ADDR15: Parallel Port Destination Address bits
bit 14	CS1: Chip Select 1 bit
	1 = Chip select 1 is active
	0 = Chip select 1 is inactive
bit 13-0	ADDR13:ADDR0: Parallel Port Destination Address bits

REGISTER 24-4: PMAEN: PARALLEL PORT ENABLE REGISTER

U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	PTEN14	—	—	-	F	PTEN<10:8> ⁽¹⁾	
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		PTEN<	7:2> ⁽¹⁾			PTEN	<1:0>
bit 7							bit 0

Legend:					
R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at	t POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
bit 15	Unimple	mented: Read as '0'			
bit 14	PTEN14	: PMCS1 Strobe Enable bit			
		A14 functions as either PMA A14 pin functions as port I/O	<14> bit or PMCS1		
bit 13-11	Unimple	mented: Read as '0'			
bit 10-2	PTEN<1	0:2>: PMP Address Port Ena	able bits ⁽¹⁾		
	=	A<10:2> function as PMP ad A<10:2> function as port I/O	dress lines		
bit 1-0	PTEN<1	:0>: PMALH/PMALL Strobe	Enable bits		
		A1 and PMA0 function as eith A1 and PMA0 pads functions	her PMA<1:0> or PMALH and as port I/O	PMALL	

Note 1: Devices with 28 pins do not have PMA<10:2>.

R-0	R/W-0, HS	U-0	U-0	R-0	R-0	R-0	R-0		
IBF	IBOV		_	IB3F	IB2F	IB1F	IB0F		
bit 15							bit 8		
R-1	R/W-0, HS	U-0	U-0	R-1	R-1	R-1	R-1		
OBE	OBUF	—	_	OB3E	OB2E	OB1E	OB0E		
bit 7							bit (
Legend:		HS = Hardwa							
R = Readab	le bit	W = Writable	oit	U = Unimplem		d as '0'			
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkn	own		
bit 15		fer Full Status							
		le input buffer r	0						
			-	r registers are e	mpty				
bit 14		uffer Overflow							
			nput byte reg	ister occurred (r	nust be cleare	ed in software)			
bit 13-12	0 = No overfl		、						
	-	ted: Read as '							
bit 11-8	•	out Buffer x Sta				······································			
	•			1 = Input buffer contains data that has not been read (reading buffer will clear this					
	0 = Input buffer does not contain any unread data								
bit 7	•		-						
bit 7	OBE: Output	Buffer Empty S	tatus bit						
bit 7	OBE: Output 1 = All reada	Buffer Empty S ble output buffe	tatus bit er registers are		e full				
bit 7 bit 6	OBE: Output 1 = All reada 0 = Some or	Buffer Empty S ble output buffe	tatus bit er registers ard ble output but	e empty ffer registers are	e full				
	OBE: Output 1 = All reada 0 = Some or OBUF: Outpu	Buffer Empty S ble output buffe all of the reada t Buffer Underf	tatus bit r registers are ble output but low Status bit	e empty ffer registers are		ed in software)			
	OBE: Output 1 = All reada 0 = Some or OBUF: Outpu	Buffer Empty S ble output buffe all of the reada t Buffer Underf ccurred from ar	tatus bit r registers are ble output but low Status bit	e empty ffer registers are s		ed in software)			
	OBE: Output 1 = All reada 0 = Some or OBUF: Output 1 = A read of 0 = No under	Buffer Empty S ble output buffe all of the reada t Buffer Underf ccurred from ar	tatus bit er registers ard ble output but low Status bit empty outpu	e empty ffer registers are s		ed in software)			
bit 6	OBE: Output 1 = All reada 0 = Some or OBUF: Output 1 = A read or 0 = No under Unimplemen	Buffer Empty S ble output buffe all of the reada t Buffer Underf ccurred from ar flow occurred	tatus bit er registers are ble output but low Status bit empty outpu	e empty ifer registers are s t byte register (i		ed in software)			
bit 6 bit 5-4	OBE: Output 1 = All reada 0 = Some or OBUF: Output 1 = A read or 0 = No under Unimplemen OB3E:OB0E 1 = Output bu	Buffer Empty S ble output buffe all of the reada t Buffer Underf ccurred from ar flow occurred ted: Read as '0 Output Buffer x uffer is empty (1)	tatus bit er registers ard ble output but low Status bit empty outpu o' Status Empty writing data to	e empty ifer registers are s t byte register (i	must be clear clear this bit)	ed in software)			

REGISTER 24-6: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	_	—	_	_	—	RTSECSEL ⁽¹⁾	PMPTTL
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read			l as '0'				
-n = Value at POR '1' = Bit is set '0' = Bit is cle			ared	x = Bit is unkno	wn		

bit 15-2	Unimplemented: Read as '0'
bit 1	RTSECSEL: RTCC Seconds Clock Output Select bit ⁽¹⁾
	 1 = RTCC seconds clock is selected for the RTCC pin 0 = RTCC alarm pulse is selected for the RTCC pin
bit 0	PMPTTL: PMP Module TTL Input Buffer Select bit
	 1 = PMP module uses TTL input buffers 0 = PMP module uses Schmitt Trigger input buffers

Note 1: To enable the actual RTCC output, the RTCOE bit (RCFGCAL<10>) needs to be set.

NOTES:

25.0 SPECIAL FEATURES

- **Note 1:** This data sheet summarizes the features PIC24HJ32GP302/304. of the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices include the following features that are intended to maximize application flexibility and reliability, and minimize cost through elimination of external components:

- Flexible configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard[™] Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit Emulation

25.1 Configuration Bits

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices provide nonvolatile memory implementation for device configuration bits. Refer to **Section 25.** "Device Configuration" (DS70194), in the "*dsPIC33F/PIC24H Family Reference Manual*" for more information on this implementation.

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The individual Configuration bit descriptions for the Configuration registers are shown in Table 25-1.

Note that address 0xF80000 is beyond the user program memory space. It belongs to the configuration memory space (0x800000-0xFFFFFF), which can only be accessed using table reads and table writes.

The Device Configuration register map is shown in Table 25-1.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FBS	RBS<	1:0>	—	_		BSS<2:0>		BWRP
0xF80002	FSS ⁽¹⁾	RSS<	1:0>	_	_		SSS<2:0>		SWRP
0xF80004	FGS	—	_	—	—	_	GSS<1	:0>	GWRP
0xF80006	FOSCSEL	IESO	_	_	_	_	FNOSC<2:0>		
0xF80008	FOSC	FCKSN	l<1:0>	IOL1WAY	—	_	OSCIOFNC	POSCM	1D<1:0>
0xF8000A	FWDT	FWDTEN	WINDIS	—	WDTPRE		WDTPOST<3:0>		
0xF8000C	FPOR		Reserved ⁽²⁾ ALTI2C — FPWRT<2:0>			/RT<2:0>	•		
0xF8000E	FICD	Reserv	/ed ⁽³⁾	JTAGEN	—		—	ICS<	<1:0>
0xF80010	FUID0				User Unit ID) Byte 0			
0xF80012	FUID1		User Unit ID Byte 1						
0xF80014	FUID2	User Unit ID Byte 2							
0xF80016	FUID3		User Unit ID Byte 3						

TABLE 25-1: DEVICE CONFIGURATION REGISTER MAP

Legend: — = unimplemented bit, read as '0'.

Note 1: This Configuration register is not available and reads as 0xFF on PIC24HJ32GP302/304 devices.

2: These bits are reserved and always read as '1'.

3: These bits are reserved for use by development tools and must be programmed as '1'.

TABLE 25-2:	PIC24H CONFIGURATION BITS DESCRIPTION				
Bit Field	Register	RTSP Effect	Description		
BWRP	FBS	Immediate	Boot Segment Program Flash Write Protection 1 = Boot segment can be written 0 = Boot segment is write-protected		
BSS<2:0>	FBS	Immediate	Boot Segment Program Flash Code Protection Size x11 = No Boot program Flash segment		
			Boot space is 1K Instruction Words (except interrupt vectors) 110 = Standard security; boot program Flash segment ends at 0x0007FE 010 = High security; boot program Flash segment ends at 0x0007FE		
			Boot space is 4K Instruction Words (except interrupt vectors) 101 = Standard security; boot program Flash segment, ends at 0x001FFE 001 = High security; boot program Flash segment ends at		
			0x001FFE		
			Boot space is 8K Instruction Words (except interrupt vectors) 100 = Standard security; boot program Flash segment ends at 0x003FFE		
			000 = High security; boot program Flash segment ends at 0x003FFE		
RBS<1:0> ⁽¹⁾	FBS	Immediate	Boot Segment RAM Code Protection Size 11 = No Boot RAM defined 10 = Boot RAM is 128 bytes 01 = Boot RAM is 256 bytes 00 = Boot RAM is 1024 bytes		
SWRP ⁽¹⁾	FSS ⁽¹⁾	Immediate	Secure Segment Program Flash Write-Protect bit 1 = Secure Segment can bet written 0 = Secure Segment is write-protected		
SSS<2:0> ⁽¹⁾	FSS ⁽¹⁾	Immediate	Secure Segment Program Flash Code Protection Size (Secure segment is not implemented on 32K devices) X11 = No Secure program flash segment		
			Secure space is 4K IW less BS 110 = Standard security; secure program flash segment starts at End of BS, ends at 0x001FFE 010 = High security; secure program flash segment starts at End of BS, ends at 0x001FFE		
			Secure space is 8K IW less BS 101 = Standard security; secure program flash segment starts at End of BS, ends at 0x003FFE 001 = High security; secure program flash segment starts at		
			End of BS, ends at 0x003FFE		
			Secure space is 16K IW less BS 100 = Standard security; secure program flash segment starts at End of BS, ends at 007FFEh		
			000 = High security; secure program flash segment starts at End of BS, ends at 0x007FFE		

DICALL CONFICUE ATION DITS DESCRIPTION

Note 1: This Configuration register is not available on PIC24HJ32GP302/304 devices.

TABLE 25-2	PIC24H CONFIGURATION BITS DESCRIPTION (1
IADLL 2J-2.	TICZTI COM IOURATION DITS DESCRIPTION	,

Bit Field	Register	RTSP Effect	Description
RSS<1:0> ⁽¹⁾	FSS ⁽¹⁾	Immediate	Secure Segment RAM Code Protection 11 = No Secure RAM defined 10 = Secure RAM is 256 Bytes less BS RAM 01 = Secure RAM is 2048 Bytes less BS RAM 00 = Secure RAM is 4096 Bytes less BS RAM
GSS<1:0>	FGS	Immediate	General Segment Code-Protect bit 11 = User program memory is not code-protected 10 = Standard security 0x = High security
GWRP	FGS	Immediate	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected
IESO	FOSCSEL	Immediate	 Two-speed Oscillator Start-up Enable bit 1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start-up device with user-selected oscillator source
FNOSC<2:0>	FOSCSEL	If clock switch is enabled, RTSP effect is on any device Reset; otherwise, Immediate	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Internal Fast RC (FRC) oscillator with divide-by-16 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator
FCKSM<1:0>	FOSC	Immediate	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
IOL1WAY	FOSC	Immediate	Peripheral pin select configuration 1 = Allow only one reconfiguration 0 = Allow multiple reconfigurations
OSCIOFNC	FOSC	Immediate	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin
POSCMD<1:0>	FOSC	Immediate	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode
FWDTEN	FWDT	Immediate	 Watchdog Timer Enable bit 1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register has no effect.) 0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)
WINDIS	FWDT	Immediate	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode

Note 1:	This Configuration register is not available on PIC24HJ32GP302/304 devices.
---------	---

ABEE 23-2. TIC24IT CONTINUED			
Bit Field	Register	RTSP Effect	Description
WDTPRE	FWDT	Immediate	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
WDTPOST<3:0>	FWDT	Immediate	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • • • • • • • • • • •
FPWRT<2:0>	FPOR	Immediate	Power-on Reset Timer Value Select bits 111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = Disabled
ALTI2C	FPOR	Immediate	Alternate $I^2 C^{TM}$ pins 1 = $I^2 C$ mapped to SDA1/SCL1 pins 0 = $I^2 C$ mapped to ASDA1/ASCL1 pins
JTAGEN	FICD	Immediate	JTAG Enable bit 1 = JTAG enabled 0 = JTAG disabled
ICS<1:0>	FICD	Immediate	ICD Communication Channel Select bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved, do not use

TABLE 25-2: PIC24H CONFIGURATION BITS DESCRIPTION (CONTINUED)

Note 1: This Configuration register is not available on PIC24HJ32GP302/304 devices.

25.2 On-Chip Voltage Regulator


All of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices power their core digital logic at a nominal 2.5V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR (less than 5 Ohms) capacitor (such as tantalum or ceramic) must be connected to the VCAP pin (Figure 25-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 28-13 located in Section 28.1 "DC Characteristics".

Note:	It is important for the low-ESR capacitor to
	be placed as close as possible to the VCAP
	pin.

On a POR, it takes approximately 20 μ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

FIGURE 25-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR^(1,2,3)



25.3 Brown-out Reset (BOR)

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated supply voltage VCAP. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines, or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.

25.4 Watchdog Timer (WDT)

For PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

25.4.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

FIGURE 25-2: WDT BLOCK DIAGRAM

25.4.2 SLEEP AND IDLE MODES

If the WDT is enabled, it continues to run during Sleep or Idle modes. When the WDT time-out occurs, the device wakes the device and code execution continues from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3,2>) needs to be cleared in software after the device wakes up.


25.4.3 ENABLING WDT

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note:	If the WINDIS bit (FWDT<6>) is cleared,
	the CLRWDT instruction should be executed
	by the application software only during the
	last 1/4 of the WDT period. This CLRWDT
	window can be determined by using a timer.
	If a CLRWDT instruction is executed before
	this window, a WDT Reset occurs.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.



25.5 JTAG Interface

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on this interface is provided in future revisions of the document.

Note: Refer to Section 24. "Programming and Diagnostics" (DS70246) of the "dsPIC33F/PIC24H Family Reference Manual" for further information on usage, configuration and operation of the JTAG interface.

25.6 In-Circuit Serial Programming

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices can be serially programmed while in the end application circuit. This is done with two lines for clock and data and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the "dsPIC33F/PIC24H Flash Programming Specification" (DS70152) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

25.7 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to $\overline{\text{MCLR}}$, VDD, Vss, and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

25.8 Code Protection and CodeGuard™ Security

The PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices offer advanced implementation of CodeGuard Security that supports BS, SS and GS while, the PIC24HJ32GP302/304 devices offer the intermediate level of CodeGuard Security that supports only BS and GS. CodeGuard Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard Security can be used to securely update Flash even when multiple IPs reside on the single chip. The code protection features vary depending on the actual PIC24H implemented. The following sections provide an overview of these features.

Secure segment and RAM protection is implemented on the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices. The PIC24HJ32GP302/304 devices do not support secure segment and RAM protection.

Note: Refer to Section 23. "CodeGuard™ Security" (DS70239) of the "dsPIC33F/PIC24H Family Reference Manual" for further information on usage, configuration and operation of CodeGuard Security.

TABLE 25-3: CODE FLASH SECURITY SEGMENT SIZES FOR 32 KB DEVICES

CONFIG BITS	BSS<2:0> = x11 0K	BSS<2:0> = x10 1K	BSS<2:0> = x01 4K	BSS<2:0> = x00 8K
SSS<2:0> = x11 0K	VS = 256 IW 0x00000h 0x0001FEh 0x000200h 0x0007FEh 0x000800h 0x001FFEh 0x002000h 0x003FFEh 0x004000h 0x0057FEh GS = 11008 IW 0x0157FEh 0x0157FEh	VS = 256 IW 0x00000h 0x0001FEh 0x000200h 0x0007FEh 0x000800h 0x001FFEh 0x000800h 0x001FFEh 0x002000h 0x003FFEh 0x004000h 0x0057FEh GS = 10240 IW 0x0057FEh 0x0157FEh	VS = 256 IW 0x00000h 0x0001FEh BS = 3840 IW 0x000200h 0x0007FEh 0x000800h 0x000800h 0x000300h 0x003FEh 0x00200h 0x003FFEh 0x00200h 0x003FFEh 0x004000h 0x004000h 0x0057FEh 0x00157FEh	VS = 256 IW 0x00000h 0x0001FEh 0x000200h 0x0007FEh 0x000800h 0x001FFEh 0x00200h GS = 3072 IW 0x003FFEh 0x00400h 0x0057FEh 0x0157FEh

CONFIG BITS	BSS<2:0> = x11 0K	BSS<2:0> = x10 1K	BSS<2:0> = x01 4K	BSS<2:0> = x00 8K
SSS<2:0> = x11 0K	VS = 256 IW 0x000000h 0x0001FEh 0x000200h 0x0007FEh 0x000800h 0x003FFEh 0x002000h 0x003FFEh 0x004000h 0x003FFEh 0x004000h 0x007FFEh 0x004000h 0x004000h GS = 21760 IW 0x0157FEh 0x0157FEh	VS = 256 IW 0x000000h 0x0001FEh 0x000200h 0x0007FEh 0x000800h 0x003FFEh 0x00200h 0x003FFEh 0x00200h 0x003FFEh 0x004000h 0x007FFEh 0x00400h 0x007FFEh 0x008000h 0x007FFEh GS = 20992 IW 0x0157FEh 0x0157FEh	VS = 256 IW 0x00000h 0x0001FEh 0x000200h 0x0007FEh 0x000800h 0x001FFEh 0x00200h GS = 17920 IW 0x0157FEh 0x00800h	VS = 256 IW 0x00000h 0x0001FEh 0x000200h 0x0007FEh 0x00800h 0x001FFEh 0x00200h 0x001FFEh 0x00200h 0x003FFEh 0x004000h 0x007FFEh 0x004000h 0x007FFEh GS = 13824 IW 0x0157FEh 0x0157FEh
SSS<2:0> = x10 4K	VS = 256 IW 0x000000h 0x0001FEh 0x000200h 0x0007FEh 0x000800h 0x001FFEh 0x000800h 0x001FFEh 0x003FFEh 0x004000h 0x007FEh GS = 17920 IW 0x0157FEh 0x0157FEh	VS = 256 IW 0x000000h 0x0001FEh 0x0007FEh BS = 768 IW 0x000200h 0x0007FEh SS = 3072 IW 0x000800h 0x00200h GS = 17920 IW 0x007FEh 0x008000h 0x007FFEh 0x00400h 0x007FFFh 0x00400h	VS = 256 IW 0x000000h 0x0001FEh BS = 3840 IW 0x000200h 0x0007FEh 0x001FEh 0x000800h 0x001FFEh 0x000800h 0x003FFEh 0x00400h 0x007FFEh 0x00400h 0x007FFEh 0x00400h 0x007FFEh 0x00400h 0x007FFEh 0x00400h 0x00400h 0x007FFEh 0x00400h 0x007FFEh 0x00400h 0x007FFEh 0x00400h 0x007FFEh	VS = 256 IW 0x000000h 0x0001FEh BS = 7936 IW 0x000200h 0x0007FEh 0x000200h 0x000200h 0x000200h 0x000200h 0x001FFEh 0x00200h 0x0037FEh 0x004000h 0x004000h 0x0007FFEh 0x004000h 0x0000ABFEh 0x000ABFEh 0x0057FEh
SSS<2:0> = x01 8K	VS = 256 IW 0x000000h 0x0001FEh 0x000200h 0x0007FEh 0x00800h 0x001FFEh 0x002000h 0x003FFEh 0x004000h 0x003FFEh 0x004000h 0x007FFEh 0x00800h 0x007FFEh 0x00800h 0x007FFEh GS = 13824 IW 0x0157FEh 0x00457FEh	VS = 256 IW 0x000000h 0x0001FEh 0x000200h BS = 768 IW 0x0007FEh 0x0007FEh SS = 7168 IW 0x00200h 0x001FFEh 0x002000h GS = 13824 IW 0x00800h 0x00400h 0x00457FEh 0x00400h 0x007FFEh 0x007FFEh 0x007FFEh 0x007FFEh 0x007FFEh 0x007FFEh 0x007FFEh 0x00800h 0x00800h 0x007FFEh 0x007FFEh 0x007FFEh	VS = 256 IW 0x000000h 0x0001FEh BS = 3840 IW 0x000200h 0x0007FEh SS = 4096 IW 0x00200h 0x003FFEh GS = 13824 IW 0x00400h 0x00457FEh 0x00400h 0x007FFEh 0x007FFEh 0x00400h 0x007FFEh 0x007FFEh 0x007FFEh 0x00400h 0x007FFEh 0x00400h 0x007FFEh 0x00400h 0x007FFEh 0x00400h	VS = 256 IW 0x000000h 0x0001FEh 0x000200h 0x0007FEh 0x000800h 0x003FFEh 0x004000h GS = 13824 IW 0x0157FEh 0x004000h
SSS<2:0> = x00 16K	VS = 256 IW 0x000000h 0x0001FEh 0x000200h 0x0007FEh 0x000800h 0x003FFEh 0x00200h 0x003FFEh 0x004000h 0x003FFEh 0x004000h 0x007FFEh 0x004000h 0x00400h SS = 16128 IW 0x04000h 0x003FFEh 0x004000h 0x004000h 0x00400h GS = 5632 IW 0x00ABFEh	VS = 256 IW 0x000000h 0x0001FEh 0x000200h BS = 768 IW 0x000200h 0x0007FEh 0x000200h 0x001FFEh 0x00000h 0x003FFEh SS = 15360 IW 0x007FEh 0x007FFEh GS = 5632 IW 0x00ABFEh	VS = 256 IW 0x00000h 0x0001FEh 0x000200h 0x0007FEh 0x000800h 0x001FFEh 0x000800h 0x001FFEh 0x00200h 0x003FFEh 0x00400h 0x007FFEh 0x00400h 0x007FFEh 0x00800h 0x00ABFEh	VS = 256 IW 0x000000h 0x0001FEh 0x000200h 0x0007FEh 0x000800h 0x001FFEh 0x000800h 0x001FFEh 0x002000h 0x003FFEh 0x004000h 0x003FFEh 0x004000h 0x007FFEh SS = 8192 IW 0x00000 0x003FFEh 0x004000h 0x007FFEh GS = 5632 IW 0x00ABFEh

0x0157FEh

0x0157FEh

TABLE 25-4: CODE FLASH SECURITY SEGMENT SIZES FOR 64 KB DEVICES

0x0157FEh

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

0x0157FEh

TABLE 25-5: CODE FLASH SECURITY SEGMENT SIZES FOR 128 KB DEVICES

CONFIG BITS	BSS<2:0> = x11 0K	BSS<2:0> = x10 1K	BSS<2:0> = x01 4K	BSS<2:0> = x00 8K
SSS<2:0> = x11 0K	VS = 256 IW 0x000000h 0x0001FEh 0x000200h 0x0007FEh 0x000800h 0x002000h 0x001FFEh 0x002000h 0x003FFEh 0x004000h 0x007FFEh 0x004000h 0x007FFEh 0x008000h 0x00FFFEh 0x010000h GS = 43776 IW 0x0157FEh 0x0157FEh	VS = 256 IW 0x000000h 0x0001FEh 0x000200h BS = 768 IW 0x000200h 0x000800h 0x001FFEh 0x002000h 0x00200h 0x003FFEh 0x002000h 0x00200h 0x000800h 0x003FFEh 0x004000h 0x007FFEh 0x008000h 0x007FFEh 0x000800h 0x007FFEh 0x008000h 0x007FFEh 0x008000h 0x001000h 0x0157FEh	VS = 256 IW 0x00000h 0x0001FEh 0x000200h 0x0007FEh 0x000800h 0x001FFEh 0x000800h 0x001FFEh 0x003FFEh 0x00400h 0x007FFEh 0x00400h 0x007FFEh 0x00800h 0x007FFEh 0x00800h 0x007FFEh GS = 39936 IW 0x0157FEh 0x0157FEh	VS = 256 IW 0x00000h 0x0001FEh 0x000200h BS = 7936 IW 0x000200h 0x000800h 0x000200h 0x0001FFEh 0x000200h 0x0003FFEh 0x004000h 0x007FFEh 0x004000h 0x007FFEh 0x004000h 0x007FFEh 0x004000h 0x007FFEh 0x004000h 0x007FFEh 0x004000h 0x007FFEh 0x004000h 0x007FFEh 0x007FFEh 0x007FFEh 0x007FFEh 0x007FFEh 0x007FFEh
SSS<2:0> = x10 4K	VS = 256 IW 0x000000h 0x000200h 0x0007FEh 0x0007FEh 0x000800h 0x0007FEh 0x000800h 0x0007FEh 0x000800h 0x0003FFEh 0x003FFEh 0x007FFEh 0x004000h 0x007FFEh 0x004000h 0x007FFEh 0x004000h 0x007FFEh 0x004000h 0x007FFEh 0x007FFEh 0x004000h 0x007FFEh 0x004000h 0x007FFEh 0x007FFEh 0x007FFEh 0x00157FEh 0x0157FEh	VS = 256 IW 0x000000h BS = 768 IW 0x0001FEh 0x000200h 0x0007FEh SS = 3072 IW 0x000800h 0x0005FEh 0x000800h 0x0007FEh 0x000800h 0x0007FEh 0x000800h 0x003FFEh 0x007FFEh 0x007FFEh 0x007FFEh 0x007FFEh 0x004000h 0x007FFEh 0x007FFEh 0x0070000h 0x007FFEh 0x007FFEh 0x007FFEh	VS = 256 IW 0x000000h 0x0001FEh 0x000200h 0x0007FEh 0x000800h BS = 3840 IW 0x000200h 0x000800h 0x000800h 0x003FFEh 0x003FFEh 0x007FEh 0x004000h 0x007FEh 0x004000h 0x007FEh 0x004000h 0x004000h 0x007FEh 0x008000h 0x007FFEh 0x007FFEh	VS = 256 IW 0x000000h BS = 7936 IW 0x000200h 0x000200h 0x000800h 0x000200h 0x000800h 0x003FFEh 0x003FFEh 0x007FFEh 0x003FFEh 0x007FFEh 0x003FFEh 0x007FFEh 0x003FFEh 0x00000h 0x007FFEh 0x00000h 0x007FFEh 0x008000h 0x008000h 0x000ABFEh 0x0157FEh
SSS<2:0> = x01 8K	VS = 256 IW 0x000000h 0x0001FEh 0x000200h 0x000200h 0x0007FEh 0x000800h 0x000800h 0x001FFEh 0x002000h 0x0000h 0x003FFEh 0x004000h 0x007FFEh 0x008000h 0x007FFEh 0x008000h 0x007FFEh 0x008000h 0x007FFEh 0x008000h 0x007FFEh 0x008000h 0x007FFEh 0x008000h 0x007FFEh 0x008000h 0x010000h 0x0157FEh	VS = 256 IW 0x000000h 0x0001FEh 0x000200h BS = 768 IW 0x0007FEh 0x0007FEh SS = 7168 IW 0x00200h 0x001FFEh SS = 7168 IW 0x00200h 0x002000h GS = 35840 IW 0x007FFEh 0x01000h GS = 35840 IW 0x0157FEh	VS = 256 IW 0x000000h BS = 3840 IW 0x000200h 0x0007FEh 0x0007FEh 0x00000h 0x0007FEh 0x00000h 0x0007FFEh 0x0000h 0x0000h 0x0000h 0x001FFEh 0x0000h 0x0000h 0x0007FFEh 0x007FFEh 0x007FFEh 0x007FFEh 0x007FFEh 0x0010000h 0x010000h 0x010000h 0x010000h 0x0157FEh	VS = 256 IW 0x000000h BS = 7936 IW 0x000200h 0x0007FEh 0x0007FEh 0x000300h 0x0007FEh 0x000300h 0x0007FEh 0x000300h 0x00000h 0x000300h 0x00000h 0x00000h 0x002000h 0x0003FFEh 0x004000h 0x007FFEh 0x00800h 0x007FFEh 0x00800h 0x007FFEh 0x000000h 0x0010000h 0x010000h 0x0157FEh 0x0157FEh
SSS<2:0> = x00 16K	VS = 256 IW 0x000000h 0x0001FEh 0x000200h 0x0007FEh 0x000800h 0x00200h 0x00200h 0x00200h 0x00200h 0x003FFEh 0x004000h 0x007FFEh 0x004000h 0x007FFEh 0x008000h 0x007FFEh 0x008000h SS = 16128 IW 0x004000h 0x007FFEh 0x008000h GS = 27648 IW 0x0157FEh 0x0157FEh	VS = 256 IW 0x00000h 0x0001FEh 0x000200h BS = 768 IW 0x0007FEh 0x000800h SS = 15360 IW 0x007FEh 0x007FEh SS = 15360 IW 0x007FFEh 0x007FFEh GS = 27648 IW 0x0157FEh	VS = 256 IW 0x000000h 0x0001FEh 0x000200h 0x0007FEh 0x000800h 0x001FFEh 0x00200h 0x003FFEh 0x00200h 0x003FFEh 0x004000h 0x007FFEh 0x004000h 0x007FFEh 0x008000h 0x007FFEh 0x008000h SS = 12288 IW 0x0000 0x007FFEh 0x007FFEh 0x008000h GS = 27648 IW 0x0157FEh	VS = 256 IW 0x000000h 0x0001FEh 0x000200h 0x000200h 0x000800h 0x001FEh 0x000800h 0x001FFEh 0x00200h 0x003FFEh 0x004000h 0x007FEh 0x004000h 0x007FEh 0x008000h 0x007FEh 0x008000h 0x007FEh 0x008000h 0x007FEh SS = 8192 IW 0x007FEh 0x008000h 0x007FEh 0x008000h 0x007FEh GS = 27648 IW 0x0157FEh

26.0 INSTRUCTION SET SUMMARY

Note:	This data sheet summarizes the
	features of the PIC24HJ32GP302/304,
	PIC24HJ64GPX02/X04 and
	PIC24HJ128GPX02/X04 families of
	devices. It is not intended to be a
	comprehensive reference source. To
	complement the information in this data
	sheet, refer to the "dsPIC33F/PIC24H
	Family Reference Manual". Please see
	the Microchip web site
	(www.microchip.com) for the latest
	dsPIC33F/PIC24H Family Reference
	Manual sections.

The PIC24H instruction set is identical to the PIC24F, and is a subset of the dsPIC30F/33F instruction set.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- Control operations

Table 26-1 shows the general symbols used in describing the instructions.

The PIC24H instruction set summary in Table 26-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double word instructions, which were made double word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or double word instruction. Moreover, double word moves require two cycles. The double word instructions execute in two instruction cycles.

Note: For more details on the instruction set, refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157).

TABLE 26-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description		
#text	Means literal defined by "text"		
(text)	Means "content of text"		
[text]	Means "the location addressed by text"		
{ }	ptional field or operation		
<n:m></n:m>	Register bit field		
.b	Byte mode selection		
.d	Double Word mode selection		
.S	Shadow register select		
.w	Word mode selection (default)		
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$		
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero		
Expr	Absolute address, label or expression (resolved by the linker)		
f	File register address ∈ {0x00000x1FFF}		
lit1	1-bit unsigned literal $\in \{0,1\}$		
lit4	4-bit unsigned literal ∈ {015}		
lit5	5-bit unsigned literal ∈ {031}		
lit8	8-bit unsigned literal $\in \{0255\}$		
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode		
lit14	14-bit unsigned literal ∈ {016384}		
lit16	16-bit unsigned literal ∈ {065535}		
lit23	23-bit unsigned literal \in {08388608}; LSB must be '0'		
None	Field does not require an entry, may be blank		
PC	Program Counter		
Slit10	10-bit signed literal ∈ {-512511}		
Slit16	16-bit signed literal ∈ {-3276832767}		
Slit6	6-bit signed literal ∈ {-1616}		
Wb	Base W register ∈ {W0W15}		
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }		
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }		
Wm,Wn	Dividend, Divisor working register pair (direct addressing)		
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}		
Wn	One of 16 working registers ∈ {W0W15}		
Wnd	One of 16 destination working registers ∈ {W0W15}		
Wns	One of 16 source working registers ∈ {W0W15}		
WREG	W0 (working register used in file register instructions)		
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }		
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }		

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = Iit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE, Expr	Branch if greater than or equal	1	1 (2)	None
		BRA	GEU, Expr	Branch if unsigned greater than or equal	1	1 (2)	None
		BRA	GT,Expr	Branch if greater than	1	1 (2)	None
		BRA	GTU, Expr	Branch if unsigned greater than	1	1 (2)	None
		BRA	LE,Expr	Branch if less than or equal	1	1 (2)	None
		BRA	LEU,Expr	Branch if unsigned less than or equal	1	1 (2)	None
		BRA	LT,Expr	Branch if less than	1	1 (2)	None
		BRA	LTU, Expr	Branch if unsigned less than	1	1 (2)	None
		BRA	N,Expr	Branch if Negative	1	1 (2)	None
		BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN, Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z,Expr	Branch if Zero	1	1 (2)	None
		BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
		BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	(2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call subroutine	2	2	None
		CALL	Wn	Call indirect subroutine	1	2	None
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	COM	f	$f = \overline{f}$	1	1	N,Z
		СОМ	f,WREG	WREG = \overline{f}	1	1	N,Z
				W(z) = 1 $Wd = \overline{Ws}$	1	1	N,Z
18	(TD)	COM	Ws,Wd	Compare f with WREG	1	1	C,DC,N,OV,Z
10	CP		f	Compare Wb with lit5			
		CP	Wb,#lit5		1	1	C,DC,N,OV,Z
40	~~~	CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CP0	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
00		CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z
		CPB	Wb,Ws	Compare Wb with Ws, with Borrow $(Wb - Ws - \overline{C})$	1	1	C,DC,N,OV,Z
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None
24	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None
25	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f - 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = $f - 2$	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
30	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
31	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
32	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	C
33	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	C
34	GOTO	GOTO	Expr	Go to address	2	2	None
		GOTO	Wn	Go to indirect	1	2	None

TABLE 26-2: INSTRUCTION SET OVERVIEW (CONTINUED)

TABI E 26-2.	INSTRUCTION SET OVERVIEW	1
		,

	E 26-2:		JUTION SET OVER					
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected	
35	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z	
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z	
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z	
36	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z	
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z	
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z	
37	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z	
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z	
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z	
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z	
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z	
38	LNK	LNK	#lit14	Link Frame Pointer	1	1	None	
39	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z	
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z	
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z	
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z	
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z	
40	MOV	MOV	f,Wn	Move f to Wn	1	1	None	
		MOV	f	Move f to f	1	1	None	
		MOV	f,WREG	Move f to WREG	1	1	N,Z	
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None	
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None	
		MOV	Wn,f	Move Wn to f	1	1	None	
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None	
		MOV	WREG, f	Move WREG to f	1	1	None	
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None	
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None	
41	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None	
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None	
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None	
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None	
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None	
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None	
		MUL	f	W3:W2 = f * WREG	1	1	None	
42	NEG	NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z	
		NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z	
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z	
43	NOP	NOP		No Operation	1	1	None	
		NOPR		No Operation	1	1	None	
44	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None	
	101	POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None	
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to	1	2	None	
		101.0	wita	W(nd): $W(nd + 1)$	•	-	Nono	
		POP.S		Pop Shadow Registers	1	1	All	
45	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None	
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None	
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None	
		PUSH.S		Push Shadow Registers	1	1	None	
46	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep	
47	RCALL	RCALL	Expr	Relative Call	1	2	None	
		RCALL	Wn	Computed Call	1	2	None	

TABLE 26-2: INSTRUCTION SET OVERVIEW (CONTINUED)							
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
48	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
49	RESET	RESET		Software device Reset	1	1	None
50	RETFIE	RETFIE		Return from interrupt	1	3 (2)	None
51	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	3 (2)	None
52	RETURN	RETURN		Return from Subroutine	1	3 (2)	None
53	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
54	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
55	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z
56	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
57	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
58	SETM	SETM	f	f = 0xFFFF	1	1	None
		SETM	WREG	WREG = 0xFFFF	1	1	None
		SETM	Ws	Ws = 0xFFFF	1	1	None
59	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
60	SUB	SUB	f	f = f – WREG	1	1	C,DC,N,OV,Z
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,Z
		SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C,DC,N,OV,Z
		SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C,DC,N,OV,Z
		SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C,DC,N,OV,Z
61	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	f,WREG	$WREG = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
				$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	#lit10,Wn		_		
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z
62	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	Wb,Ws,Wd	Wd = Ws - Wb	1	1	C,DC,N,OV,Z
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z
63	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	f,WREG	WREG = WREG - f - (\overline{C})	1	1	C,DC,N,OV,Z
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
64	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None
		SWAP	Wn	Wn = byte swap Wn	1	1	None
65	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
66	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
67	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
68	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None

TABLE 26-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
69	ULNK	ULNK		Unlink Frame Pointer	1	1	None
70	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
71	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

TABLE 26-2: INSTRUCTION SET OVERVIEW (CONTINUED)

NOTES:

27.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
 - MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit[™] 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

27.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

27.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

27.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

27.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

27.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

27.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

27.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

27.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

27.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

27.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and of PIC[®] dsPIC® programming and Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

27.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows[®] programming interface supports baseline (PIC10F. PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 in-circuit debugging on most PIC® enables microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

27.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

27.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

28.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 electrical characteristics. Additional information is provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 family are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽⁴⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD $\ge 3.0V^{(4)}$	-0.3V to +5.6V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V ⁽⁴⁾	0.3V to 3.6V
Maximum current out of Vss pin	
Maximum current into VDD pin ⁽²⁾	250 mA
Maximum output current sunk by any I/O pin ⁽³⁾	4 mA
Maximum output current sourced by any I/O pin ⁽³⁾	4 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports ⁽²⁾	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 28-2).
 - 3: Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAx, PGECx and PGEDx pins, which are able to sink/source 12 mA.
 - 4: See the "Pin Diagrams" section for 5V tolerant pins.

28.1 DC Characteristics

TABLE 28-1: OPERATING MIPS VS. VOLTAGE

			Max MIPS
Characteristic	VDD Range (in Volts)	Temp Range (in °C)	PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04
	3.0-3.6V	-40°C to +85°C	40
	3.0-3.6V	-40°C to +125°C	40

TABLE 28-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+125	°C
Operating Ambient Temperature Range	TA	-40		+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+155	°C
Operating Ambient Temperature Range	TA	-40		+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$	PD	PINT + PI/O			W
I/O Pin Power Dissipation: I/O = Σ ({VDD - VOH} x IOH) + Σ (VOL x IOL)					
Maximum Allowed Power Dissipation	PDMAX	ax (Tj – Ta)/θja			W

TABLE 28-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 44-pin QFN	θja	30	—	°C/W	1
Package Thermal Resistance, 44-pin TFQP	θја	40	—	°C/W	1
Package Thermal Resistance, 28-pin SPDIP	θја	45	_	°C/W	1
Package Thermal Resistance, 28-pin SOIC	θја	50	_	°C/W	1
Package Thermal Resistance, 28-pin QFN-S	θja	30	—	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

TABLE 28-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHA	ARACTER	ISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions		
Operating Voltage									
DC10	Supply V	/oltage							
	Vdd		3.0	_	3.6	V	Industrial and Extended		
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.8	—		V	—		
DC16	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	—	Vss	V	_		
DC17	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.03	—	—	V/ms	0-3.0V in 0.1s		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: This is the limit to which VDD can be lowered without losing RAM data.

DC CHARACT	ERISTICS		(unless oth	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions				
Operating Cur	rent (IDD) ⁽²⁾							
DC20d	18	21	mA	-40°C				
DC20a	18	22	mA	+25°C	2.21/			
DC20b	18	22	mA	+85°C	- 3.3V	10 MIPS		
DC20c	18	25	mA	+125°C]			
DC21d	30	35	mA	-40°C		16 MIPS		
DC21a	30	34	mA	+25°C	3.3∨			
DC21b	30	34	mA	+85°C	3.3V			
DC21c	30	36	mA	+125°C				
DC22d	34	42	mA	-40°C		20 MIPS		
DC22a	34	41	mA	+25°C	2.21/			
DC22b	34	42	mA	+85°C	- 3.3V			
DC22c	35	44	mA	+125°C]			
DC23d	49	58	mA	-40°C		30 MIPS		
DC23a	49	57	mA	+25°C	2.01/			
DC23b	49	57	mA	+85°C	- 3.3V			
DC23c	49	60	mA	+125°C	1			
DC24d	63	75	mA	-40°C		40 MIPS		
DC24a	63	74	mA	+25°C	2.21/			
DC24b	63	74	mA	+85°C	- 3.3V			
DC24c	63	76	mA	+125°C	1			

TABLE 28-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD, WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating; however, every peripheral is being clocked (PMD bits are all zeroed).

DC CHARACT	ERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions			
Idle Current (II	DLE): Core OF	F Clock ON	Base Curren	t ⁽²⁾			
DC40d	8	10	mA	-40°C			
DC40a	8	10	mA	+25°C]	10 MIPS	
DC40b	9	10	mA	+85°C	3.3V	10 101175	
DC40c	10	13	mA	+125°C			
DC41d	13	15	mA	-40°C		16 MIPS	
DC41a	13	15	mA	+25°C			
DC41b	13	16	mA	+85°C	3.3V		
DC41c	13	19	mA	+125°C			
DC42d	15	18	mA	-40°C		20 MIPS	
DC42a	16	18	mA	+25°C	2.21/		
DC42b	16	19	mA	+85°C	3.3V		
DC42c	17	22	mA	+125°C			
DC43a	23	27	mA	+25°C		30 MIPS	
DC43d	23	26	mA	-40°C	- 3.3V		
DC43b	24	28	mA	+85°C			
DC43c	25	31	mA	+125°C			
DC44d	31	42	mA	-40°C			
DC44a	31	36	mA	+25°C	3.3V	40 MIPS	
DC44b	32	39	mA	+85°C			
DC44c	34	43	mA	+125°C	1		

TABLE 28-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.

2: Base IIDLE current is measured with core off, clock on and all modules turned off. Peripheral Module Disable SFR registers are zeroed. All I/O pins are configured as inputs and pulled to Vss.

TABLE 28-7:	DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)
TADLE 20-7.	DC CHARACTERISTICS. FOWER-DOWN CORRENT (IPD)

DC CHARACT	ERISTICS		(unless oth	erwise state	anditions: 3.0V to 3.6V ed) $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Parameter No.	Typical ⁽¹⁾	Max	Units	Conditions							
Power-Down Current (IPD) ⁽²⁾											
DC60d	24	68	μA	-40°C							
DC60a	28	87	μA	+25°C	2.21/	Base Power-Down Current ^(2,4)					
DC60b	124	292	μA	+85°C	3.3V	Base Power-Down Current					
DC60c	350	1000	μA	+125°C	1						
DC61d	8	13	μA	-40°C							
DC61a	10	15	μA	+25°C	2.21/	Watchdog Timer Current: Δ IwDT ⁽³⁾					
DC61b	12	20	μA	+85°C	3.3V	Watchdog Timer Current: AWDIN					
DC61c	13	25	μA	+125°C	1						

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off and VREGS (RCON<8>) = 1.

3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

4: These currents are measured on the device containing the most memory in this family.

TABLE 28-8: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARACTER	STICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Parameter No. Typical ⁽¹⁾ Max			Doze Ratio	Units	Conditions		
DC73a	20	50	1:2	mA			
DC73f	17	30	1:64	mA	-40°C	3.3V	40 MIPS
DC73g	17	30	1:128	mA			
DC70a	20	50	1:2	mA		3.3V	40 MIPS
DC70f	17	30	1:64	mA	+25°C		
DC70g	17	30	1:128	mA			
DC71a	20	50	1:2	mA			
DC71f	17	30	1:64	mA	+85°C	3.3V	40 MIPS
DC71g	17	30	1:128	mA			
DC72a	21	50	1:2	mA			40 MIPS
DC72f	18	30	1:64	mA	+125°C	3.3V	
DC72g	18	30	1:128	mA			

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

DC CH	ARACTER	ISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
			Operating temp	$-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions		
	VIL	Input Low Voltage							
DI10		I/O pins	Vss	—	0.2 Vdd	V			
DI11		PMP pins	Vss	—	0.15 Vdd	V	PMPTTL = 1		
DI15		MCLR	Vss	—	0.2 Vdd	V			
DI16		I/O Pins with OSC1 or SOSCI	Vss	_	0.2 Vdd	V			
DI18		I/O Pins with SDAx, SCLx	Vss	_	0.3 Vdd	V	SMbus disabled		
DI19		I/O Pins with SDAx, SCLx	Vss	—	0.8	V	SMbus enabled		
	Vih	Input High Voltage							
DI20		I/O Pins Not 5V Tolerant ⁽⁴⁾	0.7 Vdd	—	Vdd	V	—		
		I/O Pins 5V Tolerant ⁽⁴⁾	0.7 VDD	—	5.5	V			
DI21		I/O Pins Not 5V Tolerant with PMP ⁽⁴⁾	0.24 VDD + 0.8	_	Vdd	V			
		I/O Pins 5V Tolerant with PMP ⁽⁴⁾	0.24 VDD + 0.8	—	5.5	V			
DI28		SDAx, SCLx	0.7 Vdd	—	5.5	V	SMbus disabled		
DI29		SDAx, SCLx	2.1	—	5.5	V	SMbus enabled		
	ICNPU	CNx Pull-up Current							
DI30			50	250	400	μΑ	VDD = 3.3V, VPIN = VSS		

TABLE 28-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.
- **3:** Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for the 5V tolerant I/O pins.
- **5:** VIL source < (Vss 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)							
DC CHARACTERISTICS			Operating terr	-40°C \leq TA \leq +85°C for Industrial -40°C \leq TA \leq +125°C for Extended						
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions			
	lı∟	Input Leakage Current ^(2,3)								
DI50		I/O pins 5V Tolerant ⁽⁴⁾	_	-	±2	μΑ	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\sf in} \mbox{ at high-impedance} \end{split}$			
DI51		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	-	±1	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ Pin \text{ at high-impedance}, \\ 40^\circ C \leq \ TA \leq +85^\circ C \end{array}$			
DI51a		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	—	±2	μA	Shared with external reference pins, $40^{\circ}C \le TA \le +85^{\circ}C$			
DI51b		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	—	±3.5	μA	Vss \leq VPIN \leq VDD, Pin at high-impedance, -40°C \leq TA \leq +125°C			
DI51c		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	_	±8	μΑ	Analog pins shared with external reference pins, -40°C ≤ TA ≤ +125°C			
DI55		MCLR	_	—	<u>+2</u>	μA	$V\text{SS} \leq V\text{PIN} \leq V\text{DD}$			
DI56		OSC1	—	—	±2	μΑ	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ XT \text{ and } HS \text{ modes} \end{array}$			

TABLE 28-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- 3: Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for the 5V tolerant I/O pins.
- 5: VIL source < (VSS 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CH	ARACTER	RISTICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min	Тур ⁽¹⁾	Мах	Units	Conditions	
Dl60a	licl	Input Low Injection Current	0	_	₋₅ (5,8)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, SOSCI, SOSCO, and RB14	
DI60b	ІІСН	Input High Injection Current	0	_	+5 ^(6,7,8)	mA	All pins except VDD, Vss, AVDD, AVss, MCLR, VcAP, SOSCI, SOSCO, RB14, and digital 5V-tolerant designated pins	
DI60c	∑lict	Total Input Injection Current (sum of all I/O and control pins)	-20 ⁽⁹⁾	_	+20 ⁽⁹⁾	mA	Absolute instantaneous sum of all \pm input injection currents from all I/O pins (IICL + IICH) $\leq \sum$ IICT	

TABLE 28-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for the 5V tolerant I/O pins.
- **5:** VIL source < (Vss 0.3). Characterized but not tested.

6: Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.

- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic	Min Typ Max Units Conditions						
	Vol	Output Low Voltage							
DO10		I/O ports	_	—	0.4	V	IOL = 2 mA, VDD = 3.3V		
DO16		OSC2/CLKO	—	—	0.4	V	IOL = 2 mA, VDD = 3.3V		
	Voh	Output High Voltage							
DO20		I/O ports	2.40	—	—	V	IOH = -2.3 mA, VDD = 3.3V		
DO26		OSC2/CLKO	2.41	—	—	V	IOH = -1.3 mA, VDD = 3.3V		

TABLE 28-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

TABLE 28-11: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic		Min ⁽¹⁾	Тур	Max ⁽¹⁾	Units	Conditions
BO10	VBOR	BOR Event on VDD transition high-to-low		2.40		2.55	V	Vdd

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

DC CHARACTERISTICS			(unless		ise state	e d) -40°C :	5: 3.0V to 3.6V \leq TA \leq +85°C for Industrial \leq TA \leq +125°C for Extended	
Param No.	Symbol	Characteristic	Min	Min Typ ⁽¹⁾ Max Units			Conditions	
		Program Flash Memory						
D130a	Eр	Cell Endurance	10,000	—		E/W	-40°C to +125°C	
D131	Vpr	VDD for Read	Vmin	—	3.6	V	VMIN = Minimum operating voltage	
D132B	Vpew	VDD for Self-Timed Write	Vmin	—	3.6	V	VMIN = Minimum operating voltage	
D134	Tretd	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated	
D135	IDDP	Supply Current during Programming	—	10	—	mA	_	
D136a	Trw	Row Write Time	1.32	—	1.74	ms	Trw = 11064 FRC cycles, Ta = +85°C, See Note 2	
D136b	Trw	Row Write Time	1.28	—	1.79	ms	Trw = 11064 FRC cycles, Ta = +125°C, See Note 2	
D137a	Тре	Page Erase Time	20.1	—	26.5	ms	TPE = 168517 FRC cycles, TA = +85°C, See Note 2	
D137b	Тре	Page Erase Time	19.5	—	27.3	ms	TPE = 168517 FRC cycles, TA = +125°C, See Note 2	
D138a	Tww	Word Write Cycle Time	42.3	—	55.9	μs	Tww = 355 FRC cycles, Ta = +85°C, See Note 2	
D138b	Tww	Word Write Cycle Time	41.1	—	57.6	μs	Tww = 355 FRC cycles, TA = +125°C, See Note 2	

TABLE 28-12: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 28-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time see Section 5.3 "Programming Operations".

TABLE 28-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

	Standard Operating Conditions (unless otherwise stated):Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended								
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments		
_	Cefc	External Filter Capacitor Value ⁽¹⁾	4.7	10		μF	Capacitor must be low series resistance (< 5 Ohms)		

Note 1: Typical VCAP voltage = 2.5V when VDD \ge VDDMIN.

28.2 AC Characteristics and Timing Parameters

This section defines PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 AC characteristics and timing parameters.

TABLE 28-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)						
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
	-40°C \leq TA \leq +125°C for Extended						
	Operating voltage VDD range as described in Table 28-1.						

FIGURE 28-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 28-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
DO50	Cosc2	OSC2/SOSC2 pin	_	_	15		In XT and HS modes when external clock is used to drive OSC1
DO56	Cio	All I/O pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx			400	pF	In l ² C™ mode






TABLE 28-16: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHA	RACTEF	RISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symb	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions		
OS10	Fin	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	_	40	MHz	EC		
		Oscillator Crystal Frequency	3.5 10		10 40 33	MHz MHz kHz	XT HS Sosc		
OS20	Tosc	Tosc = 1/Fosc	12.5	_	DC	ns			
OS25	Тсү	Instruction Cycle Time ⁽²⁾	25		DC	ns			
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc	—	0.625 x Tosc	ns	EC		
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	—	20	ns	EC		
OS40	TckR	CLKO Rise Time ⁽³⁾	—	5.2		ns	—		
OS41	TckF	CLKO Fall Time ⁽³⁾	—	5.2		ns	—		
OS42	Gм	External Oscillator Transconductance ⁽⁴⁾	14	16	18	mA/V	VDD = 3.3V TA = +25°C		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Instruction cycle period (TCY) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.

TABLE 28-17: PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

АС СНА	RACTERI	STICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No. Symbol Characteris			tic	Min	Тур ⁽¹⁾	Max	Units	Conditions	
OS50	Fplli	PLL Voltage Controll Oscillator (VCO) Inpu Frequency Range	0.8		8	MHz	ECPLL, HSPLL, XTPLL modes		
OS51	Fsys	On-Chip VCO System Frequency		100	_	200	MHz	—	
OS52	TLOCK	PLL Start-up Time (Lock Time)		0.9	1.5	3.1	mS	—	
OS53	DCLK	CLKO Stability (Jitter)	-3	0.5	3	%	Measured over 100 ms period	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: These parameters are characterized by similarity, but are not tested in manufacturing. This specification is based on clock cycle by clock cycle measurements. To calculate the effective jitter for individual time bases or communication clocks use this formula:

$$Peripheral Clock Jitter = \frac{DCLK}{\sqrt{\frac{Fosc}{Peripheral Bit Rate Clock}}}$$

For example: Fosc = 32 MHz, DCLK = 3%, SPI bit rate clock, (i.e., SCK) is 2 MHz.

$$SPI SCK Jitter = \left\lfloor \frac{D_{CLK}}{\sqrt{\left(\frac{32 MHz}{2 MHz}\right)}} \right\rfloor = \left\lfloor \frac{3\%}{\sqrt{16}} \right\rfloor = \left\lfloor \frac{3\%}{4} \right\rfloor = 0.75\%$$

TABLE 28-18: AC CHARACTERISTICS: INTERNAL RC ACCURACY

AC CHA	RACTERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Characteristic		Тур	Max	Units	Condit	ions			
	Internal FRC Accuracy @	0 7.3728	MHz ⁽¹⁾							
F20	FRC	-2	—	+2	%	$-40^{\circ}C \leq TA \leq +85^{\circ}C \qquad VDD = 3.0-3.6V$				
	FRC	-5	_	+5	%	$-40^{\circ}C \le TA \le +125^{\circ}C$ VDD = 3.0-3				

Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.

TABLE 28-19: INTERNAL RC ACCURACY

AC CH	ARACTERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Characteristic	Min	Тур	Max	Units	Conditions			
	LPRC @ 32.768 kHz ⁽¹⁾								
F21	LPRC	-20	±6	+20	%	$\label{eq:constraint} -40^{\circ}C \leq \mbox{ Ta} \leq \mbox{ +85^{\circ}C} \qquad \mbox{Vdd} = 3.0\mbox{-}3.6\mbox{V}$			
	LPRC	-30	_	+30	%	$\text{-40°C} \leq \text{ TA} \leq \text{+125°C}$	VDD = 3.0-3.6V		

Note 1: Change of LPRC frequency as VDD changes.

FIGURE 28-3: CLKO AND I/O TIMING CHARACTERISTICS




TABLE 28-20: I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No. Symbol Character			istic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
DO31	TIOR	Port Output Rise Tim	е	—	10	25	ns	_	
DO32	TIOF	Port Output Fall Time)	—	10	25	ns		
DI35	TINP	INTx Pin High or Low	20	_	_	ns	_		
DI40	40 TRBP CNx High or Low Time (input)				_	_	TCY		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.






TABLE 28-21: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER TIMING REQUIREMENTS TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions				
SY10	TMCL	MCLR Pulse Width (low)	2	_	_	μS	-40°C to +85°C				
SY11	Tpwrt	Power-up Timer Period	_	2 4 8 16 32 64 128	_	ms	-40°C to +85°C User programmable				
SY12	TPOR	Power-on Reset Delay	3	10	30	μS	-40°C to +85°C				
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μS	_				
SY20	Twdt1	Watchdog Timer Time-out Period	_	_	_	_	See Section 25.4 "Watchdog Timer (WDT)" and LPRC specification F21 (Table 28-19)				
SY30	Tost	Oscillator Start-up Timer Period	—	1024 Tosc	—	—	Tosc = OSC1 period				
SY35	TFSCM	Fail-Safe Clock Monitor Delay	—	500	900	μS	-40°C to +85°C				

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

FIGURE 28-5: TIMER1, 2, 3 AND 4 EXTERNAL CLOCK TIMING CHARACTERISTICS




TABLE 28-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

AC CHA	ARACTERIS	TICS	($\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characte	eristic		Min	Тур	Мах	Units	Conditions	
TA10	ТтхН	TxCK High Time	Synchron no presca		Tcy + 20	—		ns	Must also meet parameter TA15.	
			Synchron with prese		(Tcy + 20)/N	_	_	ns	N = prescale value	
			Asynchro	nous	20		_	ns	(1, 8, 64, 256)	
TA11	ΤτxL	TxCK Low Time Synchr no pres			(Tcy + 20)	_	_	ns	Must also meet parameter TA15.	
			Synchronous, with prescaler		(TCY + 20)/N	_	_	ns	N = prescale value	
			Asynchro	nous	20	_	_	ns	(1, 8, 64, 256)	
TA15	ΤτχΡ	TxCK Input Period	Synchron no presca		2 TCY + 40	_	_	ns	—	
			Synchronous, with prescaler		Greater of: 40 ns or (2 TCY + 40)/ N	_		_	N = prescale value (1, 8, 64, 256)	
			Asynchro	nous	40		_	ns	—	
OS60	Ft1	SOSCI/T1CK Osc frequency Range (enabled by setting (T1CON<1>))	oscillator		DC	_	50	kHz	—	
TA20	TCKEXTMRL	Delay from Externa Edge to Timer Incr		lock	0.75 Tcy + 40		1.75 Tcy + 40	_		

Note 1: Timer1 is a Type A.

TABLE 28-23:	TIMER2 AND TIMER 4 EXTERNAL CLOCK TIMING REQUIREMENTS
--------------	---

AC CHARACTERISTICS				$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic		[1]	Min	Тур	Max	Units	Conditions	
TB10	TtxH	TxCK High Time	Synchro mode	onous	Greater of: 20 or (Tcy + 20)/N		_	ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)	
TB11	TtxL	TxCK Low Time	Synchro mode	onous	Greater of: 20 or (Tcy + 20)/N	_		ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)	
TB15	TtxP	TxCK Input Period	Synchro mode	onous	Greater of: 40 or (2 Tcy + 40)/N	—	_	ns	N = prescale value (1, 8, 64, 256)	
TB20	TCKEXTMRL	Delay from Clock Edge ment			0.75 Tcy + 40	_	1.75 Tcy + 40	ns		

Note	1:	These parameters are characterized, but are not tested in manufacturing.
------	----	--

TABLE 28-24: TIMER3 AND TIMER5 EXTERNAL CLOCK TIMING REQUIREMENTS

АС СНА	ARACTERIS	FICS	(unl	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No. Symbol Characteristic ⁽¹			teristic ⁽¹⁾	Min	Тур	Max	Units	Conditions		
TC10	TtxH	TxCK High Time	Synchronous	Tcy + 20	—	_	ns	Must also meet parameter TC15		
TC11	TtxL	TxCK Low Time	Synchronous	Tcy + 20	—	—	ns	Must also meet parameter TC15		
TC15	TtxP	TxCK Input Period	Synchronous with prescale	·	_	_	ns	N = prescale value (1, 8, 64, 256)		
TC20	20 TCKEXTMRL Delay from External TxCK Clock Edge to Timer Incre- ment			0.75 Tcy + 40	_	1.75 Tcy + 40	ns			

Note 1: These parameters are characterized, but are not tested in manufacturing.

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

FIGURE 28-6: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS




TABLE 28-25: INPUT CAPTURE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Characte	ristic ⁽¹⁾	Min	Max	Units	Conditions			
IC10	10 TccL ICx Input Low Time		No Prescaler	0.5 Tcy + 20		ns				
			With Prescaler	10	_	ns				
IC11	TccH	ICx Input High Time	No Prescaler	0.5 Tcy + 20	_	ns	—			
			With Prescaler	10	_	ns				
IC15	TccP	ICx Input Period	•	(Tcy + 40)/N	—	ns	N = prescale value (1, 4, 16)			

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 28-7: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 28-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHA	ARACTER	ISTICS	CS Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				\leq +85°C for Industrial
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Мах	Units	Conditions
OC10	TccF	OCx Output Fall Time	—	_	_	ns	See parameter DO32
OC11	TccR	OCx Output Rise Time	_	_	_	ns	See parameter DO31

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 28-8: OC/PWM MODULE TIMING CHARACTERISTICS




TABLE 28-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHAI	RACTERIS	FICS	(unless c	l Operating otherwise g temperat	ure -40°C	C≤ Ta≤ +	o 3.6V ·85°C for Industrial ·125°C for Extended
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions
OC15	Tfd	Fault Input to PWM I/O Change		_	Tcy + 20	ns	_
OC20	TFLT	Fault Input Pulse Width	TCY + 20	_	—	ns	—

Note 1: These parameters are characterized but not tested in manufacturing.

AC CHARAC	CTERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industri $-40^{\circ}C \le TA \le +125^{\circ}C$ for External				
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	СКЕ	СКР	SMP	
15 Mhz	Table 28-29	—	—	0,1	0,1	0,1	
9 Mhz	_	Table 28-30	—	1	0,1	1	
9 Mhz	_	Table 28-31	—	0	0,1	1	
15 Mhz	_	—	Table 28-32	1	0	0	
11 Mhz	_	—	Table 28-33	1	1	0	
15 Mhz	_	—	Table 28-34	0	1	0	
11 Mhz	_	—	Table 28-35	0	0	0	

TABLE 28-28: SPIx MAXIMUM DATA/CLOCK RATE SUMMARY

FIGURE 28-9: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 0) TIMING CHARACTERISTICS




FIGURE 28-10: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 1) TIMING CHARACTERISTICS




TABLE 28-29: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS
--

AC CHA						0V to 3.6V ≤ +85°C for Industrial ≤ +125°C for Extended	
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Conditions		
SP10	TscP	Maximum SCK Frequency	—	—	15	MHz	See Note 3
SP20	TscF	SCKx Output Fall Time	—		_	ns	See parameter DO32 and Note 4
SP21	TscR	SCKx Output Rise Time	—		_	ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—		_	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—		_	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP36	TdiV2scH, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	—

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.




FIGURE 28-11: SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = X, SMP = 1) TIMING CHARACTERISTICS

TABLE 28-30:SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING
REQUIREMENTS

AC CHA	RACTERIST	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Conditions		
SP10	TscP	Maximum SCK Frequency	_	_	9	MHz	See Note 3
SP20	TscF	SCKx Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4
SP21	TscR	SCKx Output Rise Time	_	—	_	ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	_	—	_	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	—
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—		ns	—

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.







TABLE 28-31:SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING
REQUIREMENTS

АС СНА	RACTERIST	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP10	TscP	Maximum SCK Frequency	_	_	9	MHz	-40°C to +125°C and see Note 3
SP20	TscF	SCKx Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4
SP21	TscR	SCKx Output Rise Time	_	—	_	ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	_	—		ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	—
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—		ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_		ns	_
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—		ns	—

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.







TABLE 28-32:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING
REQUIREMENTS

АС СНА	ARACTERIS	TICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Indust $-40^{\circ}C \le TA \le +125^{\circ}C$ for Exte				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP70	TscP	Maximum SCK Input Frequency	_		15	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—	_	_	ns	See parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	_		—	ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30		_	ns	—
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	_	_	ns	—
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	-
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	—		ns	See Note 4
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	_	50	ns	—

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specification.







TABLE 28-33:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING
REQUIREMENTS

АС СНА	ARACTERIS	FICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Ind $-40^{\circ}C \le TA \le +125^{\circ}C$ for Ex				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP70	TscP	Maximum SCK Input Frequency	_	-	11	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—	_	_	ns	See parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—	—		ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	_	_	_	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	_	_	_	ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_		ns	—
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	-	_	ns	—
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	—
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	_		ns	See Note 4
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	—	50	ns	—

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specification.







TABLE 28-34:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING
REQUIREMENTS

АС СНА	ARACTERIS	TICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Indust $-40^{\circ}C \le TA \le +125^{\circ}C$ for Exter				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP70	TscP	Maximum SCK Input Frequency	_		15	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—			ns	See parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—	_	_	ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	_			ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	_	_		ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30			ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	—
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	—	_	ns	_
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	—	50	ns	—
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	_		ns	See Note 4

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specification.






TABLE 28-35:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING
REQUIREMENTS


АС СНА		Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					V to 3.6V +85°C for Industrial +125°C for Extended
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP70	TscP	Maximum SCK Input Frequency	—	_	11	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—			ns	See parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—			ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—			ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—			ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_		ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_		ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	—
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	_	—	ns	_
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	10	_	50	ns	-
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40			ns	See Note 4

Note 1: These parameters are characterized, but are not tested in manufacturing.


2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specification.









AC CHA	ARACTER	ISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic		Min ⁽¹⁾	Max	Units	Conditions			
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)		μS	_			
			400 kHz mode	Tcy/2 (BRG + 1)	_	μS	—			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μS	—			
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	_			
		-	400 kHz mode	Tcy/2 (BRG + 1)		μS	_			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μs				
IM20	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be			
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF			
			1 MHz mode ⁽²⁾		100	ns				
IM21	TR:SCL	SDAx and SCLx	100 kHz mode		1000	ns	CB is specified to be			
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF			
			1 MHz mode ⁽²⁾		300	ns				
IM25	TSU:DAT	Data Input	100 kHz mode	250	_	ns				
	100.2/11	Setup Time	400 kHz mode	100		ns	-			
			1 MHz mode ⁽²⁾	40		ns	-			
IM26	THD:DAT	Data Input	100 kHz mode	0		μs				
11120	1110.0/(1	Hold Time	400 kHz mode	0	0.9	μs				
			1 MHz mode ⁽²⁾	0.2	0.0	μs μs				
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)		μS	Only relevant for			
INIOO	100.017	Setup Time	400 kHz mode	Tcy/2 (BRG + 1)		μS	Repeated Start			
			1 MHz mode ⁽²⁾	$T_{CY/2}$ (BRG + 1)		μ3 μS	condition			
IM31	THD:STA	Start Condition	100 kHz mode	$T_{CY/2}$ (BRG + 1)		μ3 μS	After this period the			
	THD.STA	Hold Time	400 kHz mode	$T_{CY/2}$ (BRG + 1)			first clock pulse is			
			1 MHz mode ⁽²⁾	$T_{CY/2}$ (BRG + 1)		μs	generated			
IM33	Tsu:sto	Stop Condition	100 kHz mode	$T_{CY/2}$ (BRG + 1)		μs	3 · · · · · ·			
111133	130.310	Setup Time	400 kHz mode	$T_{CY/2}$ (BRG + 1)		μs				
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 1)		μs				
IM34	TUDIOTO	Stop Condition	100 kHz mode			μs				
111134	THD:STO	-		TCY/2 (BRG + 1)		ns				
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)		ns				
	TANGO	Outerut \ /= !: =!	1 MHz mode ⁽²⁾	TCY/2 (BRG + 1)		ns				
IM40	TAA:SCL	Output Valid	100 kHz mode	—	3500	ns	—			
		From Clock	400 kHz mode	—	1000	ns	—			
			1 MHz mode ⁽²⁾		400	ns				
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be			
			400 kHz mode	1.3	—	μS	free before a new			

Pulse Gobbler Delay BRG is the value of the I²C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit (I²C[™])" Note 1: (DS70235) in the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip website (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual chapters.

0.5

65

μS

pF

ns

400

390

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

1 MHz mode⁽²⁾

3: Typical value for this parameter is 130 ns.

Bus Capacitive Loading

IM50


IM51

Св

TPGD

transmission can start

See Note 3




\$

Stop

Condition

FIGURE 28-19: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)



DS70293F-page 318

SDAx

Start Condition

				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for} \\ \mbox{Extended} \end{array}$					
Param.	Symbol	Characteristic		Min	Мах	Units	Conditions		
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	—	μS	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	1.3	—	μS	Device must operate at a minimum of 10 MHz		
			1 MHz mode ⁽¹⁾	0.5		μS	—		
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	0.6	_	μS	Device must operate at a minimum of 10 MHz		
			1 MHz mode ⁽¹⁾	0.5		μS	_		
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	<u> </u>	300	ns	CB is specified to be from		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF		
			1 MHz mode ⁽¹⁾	—	100	ns			
IS21	TR:SCL	SDAx and SCLx Rise Time	100 kHz mode		1000	ns	CB is specified to be from		
			400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF		
			1 MHz mode ⁽¹⁾		300	ns			
IS25	TSU:DAT	Data Input Setup Time	100 kHz mode	250		ns	—		
			400 kHz mode	100		ns			
			1 MHz mode ⁽¹⁾	100		ns			
IS26	THD:DAT	Data Input Hold Time	100 kHz mode	0		μS	_		
			400 kHz mode	0	0.9	μs			
			1 MHz mode ⁽¹⁾	0	0.3	μs			
IS30	Tsu:sta	Start Condition	100 kHz mode	4.7		μS	Only relevant for Repeated		
		Setup Time	400 kHz mode	0.6		μs	Start condition		
			1 MHz mode ⁽¹⁾	0.25		μS			
IS31	THD:STA	Start Condition Hold Time	100 kHz mode	4.0		μs	After this period, the first		
			400 kHz mode	0.6		μS	clock pulse is generated		
			1 MHz mode ⁽¹⁾	0.25		μs			
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7		μS	_		
		Setup Time	400 kHz mode	0.6		μS			
			1 MHz mode ⁽¹⁾	0.6		μS			
IS34	THD:ST O	Stop Condition	100 kHz mode	4000		ns	_		
		Hold Time	400 kHz mode	600		ns			
			1 MHz mode ⁽¹⁾	250		ns			
IS40	TAA:SCL	Output Valid From Clock	100 kHz mode	0	3500	ns	_		
			400 kHz mode	0	1000	ns			
			1 MHz mode ⁽¹⁾	0	350	ns			
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be free		
			400 kHz mode	1.3	—	μS	before a new transmission		
			1 MHz mode ⁽¹⁾	0.5	_	μS	can start		
IS50	Св	Bus Capacitive Lo	ading	_	400	pF	_		
	e 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).								

TABLE 28-37: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

FIGURE 28-21: ECAN[™] MODULE I/O TIMING CHARACTERISTICS




TABLE 28-38: ECAN™ MODULE I/O TIMING REQUIREMENTS

AC CHARA	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol Characteristic ⁽¹⁾		Min	Тур ⁽²⁾	Max	Units	Conditions
CA10	TioF	Port Output Fall Time	_	—	_	ns	See parameter D032
CA11	TioR	Port Output Rise Time	_	—	_	ns	See parameter D031
CA20	Tcwf	Pulse Width to Trigger CAN Wake-up Filter	120			ns	—

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$								
Param No.	Symbol	ymbol Characteristic		Тур	Max.	Units	Conditions				
Device Supply											
AD01	AVdd	Module VDD Supply	Greater of VDD – 0.3 or 3.0	_	Lesser of VDD + 0.3 or 3.6	V	—				
AD02	AVss	Module Vss Supply	Vss - 0.3		Vss + 0.3	V	—				
			Reference	e Inpu	ts						
AD05	VREFH	Reference Voltage High	AVss + 2.5	_	AVdd	V					
AD05a			3.0	—	3.6	V	Vrefh = AVdd Vrefl = AVss = 0				
AD06	VREFL	Reference Voltage Low	AVss		AVDD - 2.5	V					
AD06a			0	_	0	V	Vrefh = AVdd Vrefl = AVss = 0				
AD07	Vref	Absolute Reference Voltage	2.5	_	3.6	V	Vref = Vrefh - Vrefl				
AD08	IREF	Current Drain	—	_	10	μΑ	ADC off				
AD09	IAD	Operating Current	—	7.0	9.0	mA	ADC operating in 10-bit mode, see Note 1				
			—	2.7	3.2	mA	ADC operating in 12-bit mode, see Note 1				
	_		Analog	g Input		-					
AD12	Vinh	Input Voltage Range VINH	VINL	_	Vrefh	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), positive input				
AD13	VINL	Input Voltage Range VINL	VREFL		AVss + 1V	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), negative input				
AD17	Rin	Recommended Imped- ance of Analog Voltage Source	—		200 200	Ω Ω	10-bit ADC 12-bit ADC				

Note 1: These parameters are not characterized or tested in manufacturing.

			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol Characteristic		Min.	Тур	Max.	Units	Conditions	
		ADC Accuracy (12-bit Mode	e) – Meas	uremen	ts with e	xternal	VREF+/VREF-	
AD20a Nr Resolution ⁽¹⁾		1:	2 data bi	its	bits			
AD21a	INL	Integral Nonlinearity	-2	_	+2	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V	
AD22a	DNL	Differential Nonlinearity	> -1		< 1	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V	
AD23a	Gerr	Gain Error	—	3.4	10	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V	
AD24a	EOFF	Offset Error	—	0.9	5	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V	
AD25a	—	Monotonicity	—			_	Guaranteed	
		ADC Accuracy (12-bit Mode	e) – Meas	uremen	ts with i	nternal	VREF+/VREF-	
AD20a	D20a Nr Resolution ⁽¹⁾		12 data bits			bits		
AD21a	INL	Integral Nonlinearity	-2	_	+2	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD22a	DNL	Differential Nonlinearity	> -1		< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD23a	Gerr	Gain Error	2	10.5	20	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD24a	EOFF	Offset Error	2	3.8	10	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD25a	—	Monotonicity	—	—	—	—	Guaranteed	
		Dynamic	Performa	ince (12	-bit Mod	e)		
AD30a	THD	Total Harmonic Distortion	—	—	-75	dB	—	
AD31a	SINAD	Signal to Noise and Distortion	68.5	69.5	_	dB	_	
AD32a	SFDR	Spurious Free Dynamic Range	80	_	_	dB	_	
AD33a	Fnyq	Input Signal Bandwidth	—	_	250	kHz	—	
AD34a	ENOB	Effective Number of Bits	11.09	11.3	_	bits	—	

TABLE 28-40: ADC MODULE SPECIFICATIONS (12-BIT MODE)


Note 1: Injection currents > |0| can affect the ADC results by approximately 4 to 6 counts (i.e., VIH source > (VDD + 0.3V) or VIL source < (VSS - 0.3V).

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$								
Param No.	Symbol Characteristic		Min.	Тур	Max.	Units	Conditions				
		ADC Accuracy (10-bit Mode) – Meas	uremen	ts with e	xternal	VREF+/VREF-				
AD20b	Nr	Resolution ⁽¹⁾	1	0 data bi	ts	bits					
AD21b	INL	Integral Nonlinearity	-1.5	_	+1.5	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V				
AD22b	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V				
AD23b	Gerr	Gain Error	—	3	6	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
AD24b	EOFF	Offset Error	—	2	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V				
AD25b	_	Monotonicity	_	_		_	Guaranteed				
		ADC Accuracy (10-bit Mode	e) – Meas	uremen	ts with ir	nternal V	VREF+/VREF-				
AD20b	AD20b Nr Resolution ⁽¹⁾			10 data bits							
AD21b	INL	Integral Nonlinearity	-1	_	+1	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
AD22b	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
AD23b	Gerr	Gain Error	3	7	15	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
AD24b	EOFF	Offset Error	1.5	3	7	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
AD25b	AD25b — Monotonicity				—		Guaranteed				
	Dynamic Performance (10-bit Mode)										
AD30b	THD	Total Harmonic Distortion	—	—	-64	dB					
AD31b	SINAD	Signal to Noise and Distortion	57	58.5	—	dB	—				
AD32b	SFDR	Spurious Free Dynamic Range	72	—	_	dB	_				
AD33b	Fnyq	Input Signal Bandwidth	—	—	550	kHz					
AD34b	ENOB	Effective Number of Bits	9.16	9.4		bits	—				

TABLE 28-41: ADC MODULE SPECIFICATIONS (10-BIT MODE)

Note 1: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04



			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min.	Тур ⁽²⁾	Max.	Units	Conditions	
	•	Clock	Paramete	ers ⁽¹⁾			·	
AD50	TAD	ADC Clock Period	117.6	_	_	ns	—	
AD51	tRC	ADC Internal RC Oscillator Period	—	250	_	ns	_	
		Cor	version R	ate			·	
AD55	tCONV	Conversion Time	—	14 Tad		ns	—	
AD56	FCNV	Throughput Rate	—	_	500	Ksps	—	
AD57	TSAMP	Sample Time	3 Tad	—		_	—	
		Timiı	ng Parame	eters				
AD60	tPCS	Conversion Start from Sample Trigger ⁽²⁾	2 Tad	_	3 Tad	_	Auto convert trigger not selected	
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2 Tad	—	3 Tad	—	_	
AD62	tCSS	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾		0.5 Tad		_	_	
AD63	tDPU	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)	—	—	20	μS	_	

TABLE 28-42: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

Note 1: Because the sample caps eventually loses charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

2: These parameters are characterized but not tested in manufacturing.

3: The tDPU is the time required for the ADC module to stabilize at the appropriate level when the module is turned on (ADxCON1<ADON>='1'). During this time, the ADC result is indeterminate.





FIGURE 28-24: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)



AC CHARACTERISTICS				$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min.	Typ ⁽¹⁾	Max.	Units	Conditions		
		Cloc	k Parame	eters					
AD50	TAD	ADC Clock Period	76	_	_	ns	—		
AD51	tRC	ADC Internal RC Oscillator Period	—	250	_	ns	—		
		Con	version F	Rate					
AD55	tCONV	Conversion Time	_	12 Tad	_	—			
AD56	FCNV	Throughput Rate	_	_	1.1	Msps	—		
AD57	TSAMP	Sample Time	2 Tad	—	_	_	—		
		Timin	g Param	eters					
AD60	tPCS	Conversion Start from Sample Trigger ⁽¹⁾	2 Tad		3 Tad		Auto-Convert Trigger not selected		
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽¹⁾	2 Tad	—	3 Tad	_	—		
AD62	tCSS	Conversion Completion to Sample Start (ASAM = 1) ⁽¹⁾	—	0.5 Tad	_	_	—		
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ^(1,3)	—	—	20	μS	—		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Because the sample caps eventually loses charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

3: The tDPU is the time required for the ADC module to stabilize at the appropriate level when the module is turned on (ADxCON1<ADON>='1'). During this time, the ADC result is indeterminate.

TABLE 28-44: COMPARATOR TIMING SPECIFICATIONS

			$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions			
300	TRESP	Response Time ^(1,2)	—	150	400	ns	—			
301	Тмс2о∨	Comparator Mode Change to Output Valid ⁽¹⁾	—		10	μs —				

Note 1: Parameters are characterized but not tested.

2: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions					
D300	VIOFF	Input Offset Voltage ⁽¹⁾	—	±10	—	mV	—	
D301	VICM	Input Common Mode Voltage ⁽¹⁾	0	—	Avdd-1.5V	V	—	
D302	CMRR	Common Mode Rejection Ratio ⁽¹⁾	-54	—	—	dB	—	

TABLE 28-45: COMPARATOR MODULE SPECIFICATIONS

Note 1: Parameters are characterized but not tested.

TABLE 28-46: COMPARATOR REFERENCE VOLTAGE SETTLING TIME SPECIFICATIONS


AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions					
VR310	TSET	Settling Time ⁽¹⁾	— — 10 μs					

Note 1: Setting time measured while CVRR = 1 and CVR3:CVR0 bits transition from '0000' to '1111'.

TABLE 28-47: COMPARATOR REFERENCE VOLTAGE SPECIFICATIONS

DC CHAI				$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions						
VRD310	CVRES	Resolution	CVRSRC/24 — CVRSRC/32 LSb —						
VRD311	CVRAA	Absolute Accuracy	— — 0.5 LSb —						
VRD312	CVRur	Unit Resistor Value (R)	Ω						





AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industria} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
PS1	TdtV2wrH	Data in Valid before WR or CS Inactive (setup time)	20		_	ns	_	
PS2	TwrH2dtl	\overline{WR} or \overline{CS} Inactive to Data-In Invalid (hold time)	20		—	ns	—	
PS3	TrdL2dtV	RD and CS to Active Data-Out Valid	_	—	80	ns	—	
PS4	TrdH2dtl	RD Active or CS Inactive to Data-Out Invalid	10	—	30	ns	—	




FIGURE 28-26: PARALLEL MASTER PORT READ TIMING DIAGRAM

TABLE 28-49: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

AC CHA	ARACTERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Characteristic	Min.	Тур	Max.	Units	Conditions	
PM1	PMALL/PMALH Pulse Width	—	0.5 TCY	_	ns		
PM2	Address Out Valid to PMALL/PMALH Invalid (address setup time)	—	0.75 TCY	—	ns	_	
PM3	PMALL/PMALH Invalid to Address Out Invalid (address hold time)	—	0.25 TCY	_	ns		
PM5	PMRD Pulse Width	_	0.5 TCY		ns	_	
PM6	PMRD or PMENB Active to Data In Valid (data setup time)	150	—	—	ns		
PM7	PMRD or PMENB Inactive to Data In Invalid (data hold time)	—	—	5	ns		




FIGURE 28-27: PARALLEL MASTER PORT WRITE TIMING DIAGRAM

TABLE 28-50: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS

		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Indust} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Exterm} \end{array}$						
Param No.	Characteristic	Min.	Тур	Max.	Units	Conditions		
PM11	PMWR Pulse Width		0.5 TCY		ns			
PM12	Data Out Valid before PMWR or PMENB goes Inactive (data setup time)	_	—	—	ns	—		
PM13	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)	—	—	_	ns	—		
PM16	PMCSx Pulse Width	Тсү - 5	—		ns	_		

TABLE 28-51: DMA READ/WRITE TIMING REQUIREMENTS

АС СНА	ARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industria $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Characteristic	Min.	Max.	Units	Conditions		
DM1	DMA Read/Write Cycle Time	— — 1 Tcy ns —					

NOTES:

29.0 HIGH TEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 electrical characteristics for devices operating in an ambient temperature range of -40°C to +150°C.

Note: Programming of the Flash memory is not allowed above 125°C.

The specifications between -40°C to +150°C are identical to those shown in **Section 28.0 "Electrical Characteristics**" for operation between -40°C to +125°C, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter DC10 in **Section 28.0 "Electrical Characteristics"** is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 high temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias ⁽⁴⁾	40°C to +150°C
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽⁵⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V ⁽⁵⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD $\geq 3.0V^{(5)}$	0.3V to 5.6V
Maximum current out of Vss pin	60 mA
Maximum current into VDD pin ⁽²⁾	60 mA
Maximum junction temperature	+155°C
Maximum output current sunk by any I/O pin ⁽³⁾	1 mA
Maximum output current sourced by any I/O pin ⁽³⁾	1 mA
Maximum current sunk by all ports combined	10 mA
Maximum current sourced by all ports combined ⁽²⁾	10 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 29-2).
 - **3:** Unlike devices at 125°C and below, the specifications in this section also apply to the CLKOUT, VREF+, VREF-, SCLx, SDAx, PGCx and PGDx pins.
 - 4: AEC-Q100 reliability testing for devices intended to operate at 150°C is 1,000 hours. Any design in which the total operating time from 125°C to 150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
 - 5: Refer to the "Pin Diagrams" section for 5V tolerant pins.

29.1 High Temperature DC Characteristics

TABLE 29-1: OPERATING MIPS VS. VOLTAGE

			Max MIPS
Characteristic	VDD Range (in Volts)	Temperature Range (in °C)	PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04
	3.0V to 3.6V	-40°C to +150°C	20

TABLE 29-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
High Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+155	°C
Operating Ambient Temperature Range	TA	-40	—	+150	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD	I	PINT + PI/c)	W
Maximum Allowed Power Dissipation	PDMAX	(TJ - TA)/θJ	A	W

TABLE 29-3: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature-40°C \leq TA \leq +150°C for High Temperature							
Parameter No.	Symbol Characteristic Min Typ Max Units Conc									
Operating V	Voltage									
HDC10	Supply Voltage									
	Vdd		3.0 3.3 3.6 V -40°C to +140°C							

TABLE 29-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACTERISTICSStandard Operating Conditions: $3.0V$ to $3.6V$ (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High							
Parameter No.	Typical	Мах	Units	Conditions			
Power-Down (Current (IPD)						
HDC60e	250	2000	μA	+150°C	3.3V	Base Power-Down Current ^(1,3)	
HDC61c	3	5	μA	+150°C 3.3V Watchdog Timer Current: ΔΙWDT ^(2,4)			

Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off, and VREGS (RCON<8>) = 1.

2: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

3: These currents are measured on the device containing the most memory in this family.

4: These parameters are characterized, but are not tested in manufacturing.

TABLE 29-5. DC CHARACTERISTICS. DOZE CORRENT (IDOZE)								
DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature					
Parameter No.	Typical ⁽¹⁾	Max	Doze Ratio	Units	Conditions			
HDC72a	39	45	1:2	mA				
HDC72f	18	25	1:64	mA	+150°C 3.3V 20 MIPS			
HDC72g	18	25	1:128	mA				

TABLE 29-5: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

Note 1: Parameters with Doze ratios of 1:2 and 1:64 are characterized, but are not tested in manufacturing.

TABLE 29-6: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.SymbolCharacteristicMinTypMaxUnitsCondition						Conditions		
-	Vol	Output Low Voltage						
HDO10		I/O ports	—		0.4	V	IOL = 1 mA, VDD = 3.3V	
HDO16		OSC2/CLKO	—		0.4	V	IOL = 1 mA, VDD = 3.3 V	
	Voн	Output High Voltage						
HDO20		I/O ports	2.40		—	V	Юн = -1 mA, VDD = 3.3V	
HDO26		OSC2/CLKO	2.41		—	V	Юн = -1 mA, VDD = 3.3V	

TABLE 29-7: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Conditions			
		Program Flash Memory					
HD130	Eр	Cell Endurance	10,000	_	_	E/W	-40°C to +150°C ⁽²⁾
HD134	Tretd	Characteristic Retention	20	20 — —		Year	1000 E/W cycles or less and no other specifications are violated

Note 1: These parameters are assured by design, but are not characterized or tested in manufacturing.

2: Programming of the Flash memory is not allowed above 125°C.

29.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 AC characteristics and timing parameters for high temperature devices. However, all AC timing specifications in this section are the same as those in Section 28.2 "AC Characteristics and Timing Parameters", with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter OS53 in Section 28.2 "AC Characteristics and Timing Parameters" is the Industrial and Extended temperature equivalent of HOS53.

TABLE 29-8: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)							
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature Operating voltage VDD range as described in Table 29-1.							

FIGURE 29-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 29-9: PLL CLOCK TIMING SPECIFICATIONS

-	AC TERISTICS	Standard Operating Condi Operating temperature -4			•		-
Param No. Symbol Characteristic			Min	Тур	Max	Units	Conditions
HOS53	DCLK	CLKO Stability (Jitter) ⁽¹⁾	-5	0.5	5	%	Measured over 100 ms period

Note 1: These parameters are characterized, but are not tested in manufacturing.

-	AC CTERISTICSStandard Operating Conditions: $3.0V$ to $3.6V$ (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		10	25	ns	_
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	_	_	ns	_
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35	_	—	ns	

TABLE 29-10: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 29-11: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

	AC CTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions		
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	10	25	ns	_		
HSP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	35	_	—	ns	_		
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	—	—	ns	_		
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35		—	ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 29-12: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

CHARA	ACStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)CHARACTERISTICSOperating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature						
Param No. Symbol		Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge			35	ns	_
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25	_	—	ns	_
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25	_	—	ns	_
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	_	55	ns	See Note 2

Note 1: These parameters are characterized but not tested in manufacturing.

2: Assumes 50 pF load on all SPIx pins.

TABLE 29-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature					
Param No.	Symbol	nbol Characteristic ⁽¹⁾ Min Typ Max Unit		Units	Conditions		
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		_	35	ns	_
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25			ns	_
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25		_	ns	_
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15		55	ns	See Note 2
HSP60	TssL2doV	SDOx Data Output Valid after SSx Edge		_	55	ns	—

Note 1: These parameters are characterized but not tested in manufacturing.

2: Assumes 50 pF load on all SPIx pins.

TABLE 29-14: ADC MODULE SPECIFICATIONS

AC CHARACTERISTICSStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature							
Param No. Symbol		Characteristic	Min	Тур	Max	Units	Conditions
			Referenc	e Input	s		
					ADC operating, See Note 1 ADC off, See Note 1		

Note 1: These parameters are not characterized or tested in manufacturing.

2: These parameters are characterized, but are not tested in manufacturing.

TABLE 29-15: ADC MODULE SPECIFICATIONS (12-BIT MODE)

-		Standard Operating Co Operating temperature			•		-	
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions	
	ADC Accuracy (12-bit Mode) – Measurements with External VREF+/VREF- ⁽¹⁾							
HAD20a	Nr	Resolution ⁽³⁾	•	2 data bi		bits	_	
HAD21a	INL	Integral Nonlinearity	-2	—	+2	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V	
HAD22a	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V	
HAD23a	Gerr	Gain Error	-2	—	10	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V	
HAD24a	EOFF	Offset Error	-3	—	5	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V	
	AD	C Accuracy (12-bit Mode	e) – Meas	uremen	ts with In	ternal V	/REF+/VREF- ⁽¹⁾	
HAD20a	Nr	Resolution ⁽³⁾	1	2 data bi	ts	bits		
HAD21a	INL	Integral Nonlinearity	-2	_	+2	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
HAD22a	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
HAD23a	Gerr	Gain Error	2		20	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
HAD24a	EOFF	Offset Error	2	—	10	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
		Dynamic I	Performa	nce (12·	-bit Mode	e) ⁽²⁾		
HAD33a	Fnyq	Input Signal Bandwidth	_	—	200	kHz	—	

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

	AC TERISTICS	Standard Operating Conc Operating temperature					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
	AD	C Accuracy (10-bit Mode)	– Measu	rements	with Ex	ternal V	REF+/VREF- ⁽¹⁾
HAD20b	Nr	Resolution ⁽³⁾	1	0 data bi	ts	bits	—
HAD21b	INL	Integral Nonlinearity	-3	—	3	LSb	Vinl = AVSS = Vrefl = 0V, AVdd = Vrefh = 3.6V
HAD22b	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	Vinl = AVSS = Vrefl = 0V, AVdd = Vrefh = 3.6V
HAD23b	Gerr	Gain Error	-5	—	6	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V
HAD24b	EOFF	Offset Error	-1	—	5	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V
	AD	C Accuracy (10-bit Mode)	– Measu	irements	s with Int	ernal V	REF+/VREF- ⁽¹⁾
HAD20b	Nr	Resolution ⁽³⁾	1	0 data bi	ts	bits	—
HAD21b	INL	Integral Nonlinearity	-2		2	LSb	VINL = AVSS = 0V, AVDD = 3.6V
HAD22b	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V
HAD23b	Gerr	Gain Error	-5	—	15	LSb	VINL = AVSS = 0V, AVDD = 3.6V
HAD24b	EOFF	Offset Error	-1.5		7	LSb	VINL = AVSS = 0V, AVDD = 3.6V
		Dynamic Pe	erformar	nce (10-l	oit Mode)	(2)	
HAD33b	Fnyq	Input Signal Bandwidth			400	kHz	

TABLE 29-16: ADC MODULE SPECIFICATIONS (10-BIT MODE)

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

IADLE A	ABLE 29-17. ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS							
	ACStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)ARACTERISTICSOperating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature						,	
Param No.	Symbol	Characteristic Min Typ Max Units Conditions						
		Clock	k Parame	ters				
HAD50	Tad	ADC Clock Period ⁽¹⁾	147		_	ns	—	
Conversion Rate								
HAD56	FCNV	Throughput Rate ⁽¹⁾ — — 400 Ksps —						

TABLE 29-17: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 29-18: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS


-	AC TERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature						
Param No. Symbol		Characteristic	Min	Typ Max Units Cond		Conditions			
		Cloc	k Parame	ters					
HAD50	TAD	ADC Clock Period ⁽¹⁾	104	—	_	ns	—		
Conversion Rate									
HAD56	FCNV	Throughput Rate ⁽¹⁾ — — 800 Ksps —							
	A. These representations are allowed and the tracted in respect to the re-								

Note 1: These parameters are characterized but not tested in manufacturing.

NOTES:

30.0 PACKAGING INFORMATION


28-Lead SPDIP



28-Lead SOIC (.300")



28-Lead QFN-S



44-Lead QFN



44-Lead TQFP

Example



Example




Example



Example




Example



30.1 Package Details

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES			
Dimensior	า Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	е		.100 BSC		
Top to Seating Plane	Α	-	-	.200	
Molded Package Thickness	A2	.120	.135	.150	
Base to Seating Plane	A1	.015	-	-	
Shoulder to Shoulder Width	E	.290	.310	.335	
Molded Package Width	E1	.240	.285	.295	
Overall Length	D	1.345	1.365	1.400	
Tip to Seating Plane	L	.110	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.040	.050	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eB	-	-	.430	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-070B


28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









	Units	MILLMETERS			
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	e		1.27 BSC		
Overall Height	A	-	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	-	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	17.90 BSC			
Chamfer (optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.40 REF		
Foot Angle Top	φ	0°	-	8°	
Lead Thickness	С	0.18	-	0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dim	ension Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	е		0.65 BSC		
Overall Height	А	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E		6.00 BSC		
Exposed Pad Width	E2	3.65	3.70	4.70	
Overall Length	D		6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.70	
Contact Width	b	0.23	0.38	0.43	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124B

28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimensio	MIN	NOM	MAX			
Contact Pitch	E		0.65 BSC			
Optional Center Pad Width	W2			4.70		
Optional Center Pad Length	T2			4.70		
Contact Pad Spacing	C1		6.00			
Contact Pad Spacing	C2		6.00			
Contact Pad Width (X28)	X1			0.40		
Contact Pad Length (X28)	Y1			0.85		
Distance Between Pads	G	0.25				

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2124A

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







	Units	MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		44		
Pitch	е		0.65 BSC		
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E		8.00 BSC		
Exposed Pad Width	E2	6.30	6.45	6.80	
Overall Length	D		8.00 BSC		
Exposed Pad Length	D2	6.30	6.45	6.80	
Contact Width	b	0.25	0.30	0.38	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	К	0.20 – –			

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimensior	1 Limits	MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			6.80
Optional Center Pad Length	T2			6.80
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.80
Distance Between Pads	G	0.25		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	6
Dimensi	on Limits	MIN	NOM	MAX
Number of Leads	Ν		44	
Lead Pitch	е		0.80 BSC	
Overall Height	Α	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	φ	0°	3.5°	7°
Overall Width	E		12.00 BSC	
Overall Length	D		12.00 BSC	
Molded Package Width	E1		10.00 BSC	
Molded Package Length	D1		10.00 BSC	
Lead Thickness	С	0.09	_	0.20
Lead Width	b	0.30	0.37	0.45
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIM	ETERS	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.80 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076A

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (September 2007)

Initial release of this document.

Revision B (March 2008)

This revision includes minor typographical and formatting changes throughout the data sheet text. In addition, redundant information was removed that is now available in the respective chapters of the *dsPIC33F/PIC24H Family Reference Manual*, which can be obtained from the Microchip website (www.microchip.com).

The major changes are referenced by their respective section in the following table.

TABLE A-1: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Microcontrollers"	Note 1 added to all pin diagrams (see "Pin Diagrams")
	Updated the "PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 Controller Families " table as follows:
	 PIC24HJ128GP804 changed to PIC24HJ128GP504
	PIC24HJ128GP804 changed to PIC24HJ128GP504
	Added new column: External Interrupts
	Added Note 3
Section 1.0 "Device Overview"	Updated parameters PMA0, PMA1 and PMD0 through PMPD7 (Table 1-1)
Section 6.0 "Interrupt Controller"	IFS0-IFSO4 changed to IFSx (see Section 6.3.2 "IFSx")
	IEC0-IEC4 changed to IECx (see Section 6.3.3 "IECx")
	IPC0-IPC19 changed to IPCx (see Section 6.3.4 "IPCx")
Section 7.0 "Direct Memory Access (DMA)"	Updated parameter PMP (see Table 7-1)
Section 8.0 "Oscillator Configuration"	Updated the third clock source item (External Clock) in Section 8.1.1 "System Clock Sources"
	Updated TUN<5:0> (OSCTUN<5:0>) bit description (see Register 8-4)
Section 19.0 "10-bit/12-bit Analog-to-Digital Converter (ADC1)"	Added Note 2 to Figure 19-3
Section 24.0 "Special Features"	Added Note 2 to Figure 24-1
	Added Note after second paragraph in Section 24.2 "On-Chip Voltage Regulator"

Section Name	Update Description
Section 27.0 "Electrical Characteristics"	Updated Max MIPS for temperature range of -40°C to +125°C in Table 27-1
	Updated typical values in Thermal Packaging Characteristics in Table 27-3
	Added parameters DI11 and DI12 to Table 27-9
	Updated minimum values for parameters D136 (TRW) and D137 (TPE) and removed typical values in Table 27-12
	Added Extended temperature range to Table 27-13
	Updated parameter AD63 and added Note 3 to Table 27-38 and Table 27-39

TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

Revision C (May 2009)

This revision includes minor typographical and formatting changes throughout the data sheet text.

Global changes include:

- Changed all instances of OSCI to OSC1 and OSCO to OSC2
- Changed all instances of VDDCORE and VDDCORE/ VCAP to VCAP/VDDCORE

The other changes are referenced by their respective section in the following table.

TABLE A-2: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Microcontrollers"	Updated all pin diagrams to denote the pin voltage tolerance (see " Pin Diagrams ").
	Added Note 2 to the 28-Pin QFN-S and 44-Pin QFN pin diagrams, which references pin connections to Vss.
Section 1.0 "Device Overview"	Updated AVDD in the PINOUT I/O Descriptions (see Table 1-1).
Section 2.0 "Guidelines for Getting Started with 16-bit Microcontrollers"	Added new section to the data sheet that provides guidelines on getting started with 16-bit Digital Signal Controllers.
	Added Peripheral Pin Select (PPS) capability column to Pinout I/O Descriptions (see Table 1-1).
Section 3.0 "CPU"	Updated CPU Core Block Diagram with a connection from the DSP Engine to the Y Data Bus (see Figure 3-1).
Section 4.0 "Memory Organization"	Updated Reset value for CORCON in the CPU Core Register Map (see Table 4-1).
	Updated Reset value for IPC15 in the Interrupt Controller Register Map (see Table 4-4).
	Removed the FLTA1IE bit (IEC3) from the Interrupt Controller Register Map (see Table 4-4).
	Updated bit locations for RPINR25 in the Peripheral Pin Select Input Register Map (see Table 4-19).
	Updated the Reset value for CLKDIV in the System Control Register Map (see Table 4-31).
Section 5.0 "Flash Program Memory"	Updated Section 5.3 "Programming Operations" with programming time formula.
Section 9.0 "Oscillator Configuration"	Updated the Oscillator System Diagram and added Note 2 (see Figure 9-1).
	Updated default bit values for DOZE<2:0> and FRCDIV<2:0> in the Clock Divisor (CLKDIV) Register (see Register 9-2).
	Added a paragraph regarding FRC accuracy at the end of Section 9.1.1 "System Clock Sources".
	Added Note 3 to Section 9.2.2 "Oscillator Switching Sequence".
	Added Note 1 to the FRC Oscillator Tuning (OSCTUN) Register (see Register 9-4).

Section Name	Update Description
Section 10.0 "Power-Saving	Added the following registers:
Features"	 PMD1: Peripheral Module Disable Control Register 1 (Register 10-1) PMD2: Peripheral Module Disable Control Register 2 (Register 10-2) PMD3: Peripheral Module Disable Control Register 3 (Register 10-3)
Section 11.0 "I/O Ports"	Removed Table 11-1 and added reference to pin diagrams for I/O pin availability and functionality.
	Added paragraph on ADPCFG register default values to Section 11.3 "Configuring Analog Port Pins".
	Added Note box regarding PPS functionality with input mapping to Section 11.6.2.1 "Input Mapping" .
Section 16.0 "Serial Peripheral Interface (SPI)"	Added Note 2 and 3 to the SPIxCON1 register (see Register 16-2).
Section 18.0 "Universal	Updated the Notes in the UxMode register (see Register 18-1).
Asynchronous Receiver Transmitter (UART)"	Updated the UTXINV bit settings in the UxSTA register (see Register 18-2).
Section 19.0 "Enhanced CAN (ECAN™) Module"	Changed bit 11 in the ECAN Control Register 1 (CiCTRL1) to Reserved (see Register 19-1).
Section 20.0 "10-bit/12-bit Analog-to- Digital Converter (ADC1)"	Replaced the ADC1 Module Block Diagrams with new diagrams (see Figure 20-1 and Figure 20-2).
	Updated bit values for ADCS<7:0> and added Notes 1 and 2 to the ADC1 Control Register 3 (AD1CON3) (see Register 20-3).
	Added Note 2 to the ADC1 Input Scan Select Register Low (AD1CSSL) (see Register 20-7).
	Added Note 2 to the ADC1 Port Configuration Register Low (AD1PCFGL) (see Register 20-8).
Section 21.0 "Comparator Module"	Updated the Comparator Voltage Reference Block Diagram (see Figure 21-2).
Section 22.0 "Real-Time Clock and Calendar (RTCC)"	Updated the minimum positive adjust value for CAL<7:0> in the RTCC Calibration and Configuration (RCFGCAL) Register (see Register 22-1).
Section 25.0 "Special Features"	Added Note 1 to the Device Configuration Register Map (see Table 25-1).
	Updated Note 1 in the PIC24H Configuration Bits Description (see Table 25-2).

TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 28.0 "Electrical Characteristics"	Updated Typical values for Thermal Packaging Characteristics (see Table 28-3).
	Updated Min and Max values for parameter DC12 (RAM Data Retention Voltage) and added Note 4 (see Table 28-4).
	Updated Power-Down Current Max values for parameters DC60b and DC60c (see Table 28-7).
	Updated Characteristics for I/O Pin Input Specifications (see Table 28-9).
	Updated Program Memory values for parameters 136, 137 and 138 (renamed to 136a, 137a and 138a), added parameters 136b, 137b and 138b, and added Note 2 (see Table 28-12).
	Added parameter OS42 (GM) to the External Clock Timing Requirements (see Table 28-16).
	Updated Watchdog Timer Time-out Period parameter SY20 (see Table 28-21).

TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)

Revision D (November 2009)

The revision includes the following global update:

• Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE A-3: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Microcontrollers"	Added information on high temperature operation (see " Operating Range: ").
Section 11.0 "I/O Ports"	Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of Section 11.2 " Open-Drain Configuration ".
Section 18.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS.
Section 20.0 "10-bit/12-bit Analog-to-Digital Converter (ADC1)"	Updated the ADC block diagrams (see Figure 20-1 and Figure 20-2).
Section 25.0 "Special Features"	Updated the second paragraph and removed the fourth paragraph in Section 25.1 "Configuration Bits" .
	Updated the Device Configuration Register Map (see Table 28-1).
Section 28.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings for high temperature and added Note 4.
	Removed parameters DI26, DI28 and DI29 from the I/O Pin Input Specifications (see Table 28-9).
	Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Figure 28-12).
Section 29.0 "High Temperature Electrical Characteristics"	Added new chapter with high temperature specifications.
"Product Identification System"	Added the "H" definition for high temperature.

Revision E (January 2011)

This includes typographical and formatting changes throughout the data sheet text. In addition, the Preliminary marking in the footer was removed.

All occurrences of VDDCORE have been removed throughout the document.

All other major changes are referenced by their respective section in the following table.

TABLE A-4: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Microcontrollers"	The high temperature end range was updated to +150°C (see "Operating Range:").
Section 2.0 "Guidelines for Getting Started with 16-bit Microcontrollers"	The frequency limitation for device PLL start-up conditions was updated in Section 2.7 "Oscillator Value Conditions on Device Start-up".
	The second paragraph in Section 2.9 "Unused I/Os" was updated.
Section 4.0 "Memory Organization"	The All Resets values for the following SFRs in the Timer Register Map were changed (see Table 4-5):
	• TMR1
	• TMR2
	• TMR3
	• TMR4
	• TMR5
Section 9.0 "Oscillator Configuration"	Added Note 3 to the OSCCON: Oscillator Control Register (see Register 9-1).
	Added Note 2 to the CLKDIV: Clock Divisor Register (see Register 9-2).
	Added Note 1 to the PLLFBD: PLL Feedback Divisor Register (see Register 9-3).
	Added Note 2 to the OSCTUN: FRC Oscillator Tuning Register (see Register 9-4).
Section 20.0 "10-bit/12-bit Analog-to-Digital Converter (ADC1)"	Updated the VREFL references in the ADC1 module block diagrams (see Figure 20-1 and Figure 20-2).
Section 25.0 "Special Features"	Added a new paragraph and removed the third paragraph in Section 25.1 "Configuration Bits" .
	Added the column "RTSP Effects" to the dsPIC33F Configuration Bits Descriptions (see Table 25-2).

Section Name	Update Description
Section 28.0 "Electrical Characteristics"	Updated the maximum value for Extended Temperature Devices in the Thermal Operating Conditions (see Table 28-2).
	Removed Note 4 from the DC Temperature and Voltage Specifications (see Table 28-4).
	Updated all typical and maximum Operating Current (IDD) values (see Table 28-5).
	Updated all typical and maximum Idle Current (IIDLE) values (see Table 28-6).
	Updated the maximum Power-Down Current (IPD) values for parameters DC60d, DC60a, and DC60b (see Table 28-7).
	Updated all typical Doze Current (Idoze) values (see Table 28-8).
	Updated the maximum value for parameter DI19 and added parameters DI28, DI29, DI60a, DI60b, and DI60c to the I/O Pin Input Specifications (see Table 28-9).
	Added Note 2 to the PLL Clock Timing Specifications (see Table 28- 17)
	Removed Note 2 from the AC Characteristics: Internal RC Accuracy (see Table 28-18).
	Updated the Internal RC Accuracy minimum and maximum values for parameter F21b (see Table 28-19).
	Updated the characteristic description for parameter DI35 in the I/O Timing Requirements (see Table 28-20).
	Updated <i>all</i> SPI specifications (see Table 28-28 through Table 28-35 and Figure 28-10 through Figure 28-16)
	Updated the ADC Module Specification minimum values for parameters AD05 and AD07, and updated the maximum value for parameter AD06 (see Table 28-41).
	Updated the ADC Module Specifications (12-bit Mode) minimum and maximum values for parameter AD21a (see Table 28-42).
	Updated all ADC Module Specifications (10-bit Mode) values, with the exception of Dynamic Performance (see Table 28-43).
	Updated the minimum value for parameter PM6 and the maximum value for parameter PM7 in the Parallel Master Port Read Timing Requirements (see Table 28-49).
	Added DMA Read/Write Timing Requirements (see Table 28-51).

TABLE A-4: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 29.0 "High Temperature Electrical Characteristics"	Updated all ambient temperature end range values to +150°C throughout the chapter.
	Updated the storage temperature end range to +160°C.
	Updated the maximum junction temperature from +145°C to +155°C.
	Updated the maximum values for High Temperature Devices in the Thermal Operating Conditions (see Table 29-2).
	Updated the ADC Module Specifications (12-bit Mode), removing all parameters with the exception of HAD33a (see Table 29-14).
	Updated the ADC Module Specifications (10-bit Mode), removing all parameters with the exception of HAD33b (see Table 29-16).
"Product Identification System"	Updated the end range temperature value for H (High) devices.

Revision F (August 2011)

This revision includes typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE A-5: MAJOR SECTION UPDATES

Section Name	Update Description
Section 25.0 "Special Features"	Added Note 3 to the Connections for the On-chip Voltage Regulator diagram (see Figure 25-1).
Section 28.0 "Electrical Characteristics"	Removed Voltage on VCAP with respect to Vss from the Absolute Maximum Ratings.
	Removed Note 3 and parameter DC10 (VCORE) from the DC Temperature and Voltage Specifications (see Table 28-4).
	Updated the Characteristics definition and Conditions for parameter BO10 in the Electrical Characteristics: BOR (see Table 28-11).
	Added Note 1 to the Internal Voltage Regulator Specifications (see Table 28-13).

INDEX

	A		
1	-	L	
		۰	

A/D Converter	
DMA	
Initialization	
Key Features	
AC Characteristics	
ADC Module	
ADC Module (10-bit Mode)	
ADC Module (12-bit Mode)	
Internal RC Accuracy	
Load Conditions	
ADC Module	
ADC11 Register Map	
Alternate Interrupt Vector Table (AIVT)	
Arithmetic Logic Unit (ALU)	
Assembler	
MPASM Assembler	

В

Block Diagrams
16-bit Timer1 Module 161
A/D Module 222, 223
Connections for On-Chip Voltage Regulator
Device Clock 119, 121
ECAN Module 196
Input Capture 169
Output Compare 171
PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and
PIC24HJ128GPX02/X0412
PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and
PIC24HJ128GPX02/X04 CPU Core
PLL 121
Reset System61
Shared Port Structure 135
SPI 175
Timer2 (16-bit) 163
Timer2/3 (32-bit) 165
UART
Watchdog Timer (WDT) 266

С

C Compilers	
MPLAB C18	
Clock Switching	128
Enabling	128
Sequence	128
Code Examples	
Erasing a Program Memory Page	
Initiating a Programming Sequence	
Loading Write Buffers	60
Port Write/Read	
PWRSAV Instruction Syntax	
Code Protection	261, 267
Configuration Bits	
Configuration Register Map	
Configuring Analog Port Pins	136
CPU	
Control Register	24
CPU Clocking System	120
PLL Configuration	121
Selection	120
Sources	120
Customer Change Notification Service	
Customer Notification Service	
Customer Support	

D

Data Address Space
Alignment
Memory Map for PIC24HJ128GP202/204 and
PIC24HJ64GP202/204 Devices
with 8 KB RAM 31
Memory Map for PIC24HJ32GP302/304 Devices
with 4 KB RAM 30
Near Data Space
Software Stack 49
Width
DC Characteristics
Doze Current (IDOZE)
High Temperature 334
I/O Pin Input Specifications
I/O Pin Output 335
I/O Pin Output Specifications
Idle Current (IDOZE)
Idle Current (IIDLE)
Operating Current (IDD) 286
Operating MIPS vs. Voltage 334
Power-Down Current (IPD)
Power-down Current (IPD) 334
Program Memory 293, 335
Temperature and Voltage 334
Temperature and Voltage Specifications
Thermal Operating Conditions
Development Support
DMA Module
DMA Register Map
DMAC Registers
DMAxCNT 109
DMAxCON
DMAxPAD
DMAxREQ 109
DMAxSTA
DMAxSTB
Doze Mode 130
E

ECAN Module	
CiBUFPNT1 register	207
CiBUFPNT2 register	
CiBUFPNT3 register	208
CiBUFPNT4 register	209
CiCFG1 register	205
CiCFG2 register	206
CiCTRL1 register	198
CiCTRL2 register	199
CiEC register	205
CiFCTRL register	201
CiFEN1 register	207
CiFIFO register	202
CiFMSKSEL1 register	211
CiFMSKSEL2 register	212
CiINTE register	204
CiINTF register	203
CiRXFnEID register	211
CiRXFnSID register	210
CiRXFUL1 register	214
CiRXFUL2 register	214
CiRXMnEID register	213
CiRXMnSID register	213
CiRXOVF1 register	215
CiRXOVF2 register	215
CiTRmnCON register	216

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

CiVEC register
ECAN1 Register Map (C1CTRL1.WIN = 0 or 1) 41
ECAN1 Register Map (C1CTRL1.WIN = 0)41
ECAN1 Register Map (C1CTRL1.WIN = 1)42
Frame Types
Modes of Operation
Overview
ECAN Registers
Acceptance Filter Enable Register (CiFEN1)
Acceptance Filter Extended Identifier Register n
(CiRXFnEID)
Acceptance Filter Mask Extended Identifier Register n
(CiRXMnEID)
Acceptance Filter Mask Standard Identifier Register n
(CiRXMnSID)
Acceptance Filter Standard Identifier Register n
(CiRXFnSID)
Baud Rate Configuration Register 1 (CiCFG1)205
Baud Rate Configuration Register 2 (CiCFG2)
Control Register 1 (CiCTRL1)
Control Register 2 (CiCTRL2)
FIFO Control Register (CiFCTRL)
FIFO Status Register (CiFIFO)
Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 207
Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 207
Filter 15-8 Mask Selection Register (CiFMSKSEL2). 212
Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 208
Filter 7-0 Mask Selection Register (CiFMSKSEL1)21
Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 208
Interrupt Code Register (CiVEC)
Interrupt Enable Register (CiVEC)
Interrupt Flag Register (CIINTE)
Receive Buffer Full Register 1 (CiRXFUL1)
Receive Buffer Full Register 2 (CiRXFUL2)
Receive Buffer Overflow Register 2 (CIRXFOL2)214
Receive Overflow Register (CiRXOVF1)
ECAN Transmit/Receive Error Count Register (CiEC) 205
ECAN TX/RX Buffer m Control Register (CiTRmnCON) 216
Electrical Characteristics
AC
Enhanced CAN Module
Equations
Device Operating Frequency
Errata 10
F
Flash Program Memory

Flash Program Memory	
Control Registers	
Operations	
Programming Algorithm	
RTSP Operation	
Table Instructions	
Flexible Configuration	

Н

High Temperature Electrical Characteristics	333
I	
I/O Ports	135
Parallel I/O (PIO)	135
Write/Read Timing	136
I ² C	
Operating Modes	181
Registers	181
In-Circuit Debugger	267
In-Circuit Emulation	261
In-Circuit Serial Programming (ICSP)	1, 267

Innut Conturn 16	20
Input Capture	
Registers	
Input Change Notification	
Instruction Addressing Modes	
File Register Instructions	
Fundamental Modes Supported5	
MCU Instructions 4	
Move and Accumulator Instructions5	
Other Instructions5	50
Instruction Set	
Overview27	73
Summary 27	
Instruction-Based Power-Saving Modes 12	29
Idle	30
Sleep 12	29
Internal RC Oscillator	
Use with WDT26	66
Internet Address	37
Interrupt Control and Status Registers7	73
IECx	73
IFSx7	73
INTCON1	73
INTCON2	73
IPCx	73
Interrupt Setup Procedures)6
Initialization	
Interrupt Disable 10)6
Interrupt Service Routine	
Trap Service Routine	
Interrupt Vector Table (IVT)	
Interrupts Coincident with Power Save Instructions	
.1	

J

JTAG Boundary Scan Interface	261
JTAG Interface	267

Μ

Memory Organization	. 27
Microchip Internet Web Site	367
Modes of Operation	
Disable	197
Initialization	197
Listen All Messages	197
Listen Only	197
Loopback	197
Normal Operation	197
MPLAB ASM30 Assembler, Linker, Librarian	280
MPLAB Integrated Development Environment Software	279
MPLAB PM3 Device Programmer	282
MPLAB REAL ICE In-Circuit Emulator System	281
MPLINK Object Linker/MPLIB Object Librarian	280
Multi-Bit Data Shifter	. 26

Ν

NVM Module	
Register Map	
0	
Open-Drain Configuration	
Output Compare	171
Ρ	

Packaging	. 343
Details	. 344
Marking	. 343
Peripheral Module Disable (PMD)	. 130
Pinout I/O Descriptions	13

PMD Module
Register Map 48
PORTA
Register Map46, 47
PORTB
Register Map47
Power-on Reset (POR) 66
Power-Saving Features129
Clock Frequency and Switching129
Program Address Space
Construction51
Data Access from Program Memory
Using Program Space Visibility54
Data Access from Program Memory
Using Table Instructions53
Data Access from, Address Generation52
Memory Map27
Table Read Instructions
TBLRDH53
TBLRDL
Visibility Operation54
Program Memory
Interrupt Vector
Organization28
Reset Vector

R

Reader Response	368
Register Map	
CRC	46
Dual Comparator	46
Parallel Master/Slave Port	45
Real-Time Clock and Calendar	46
Registers	
AD1CHS0 (ADC1 Input Channel 0 Select	231
AD1CHS123 (ADC1 Input Channel 1, 2, 3 Select)	
AD1CON1 (ADC1 Control 1)	
AD1CON2 (ADC1 Control 2)	
AD1CON3 (ADC1 Control 3)	
AD1CON4 (ADC1 Control 4)	
AD1CSSL (ADC1 Input Scan Select Low)	
AD1PCFGL (ADC1 Port Configuration Low)	
CiBUFPNT1 (ECAN Filter 0-3 Buffer Pointer)	
CiBUFPNT2 (ECAN Filter 4-7 Buffer Pointer)	
CiBUFPNT3 (ECAN Filter 8-11 Buffer Pointer)	
CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer)	
CiCFG1 (ECAN Baud Rate Configuration 1)	
CiCFG2 (ECAN Baud Rate Configuration 2)	
CiCTRL1 (ECAN Control 1)	
CiCTRL2 (ECAN Control 2)	
CiEC (ECAN Transmit/Receive Error Count)	
CIFCTRL (ECAN FIFO Control)	
CiFEN1 (ECAN Acceptance Filter Enable)	
CiFIFO (ECAN FIFO Status)	
CiFMSKSEL1 (ECAN Filter 7-0 Mask Selection).	
212	211,
CiINTE (ECAN Interrupt Enable)	204
CIINTE (ECAN Interrupt Flag)	
CiRXFnEID (ECAN Acceptance Filter n	203
Extended Identifier)	211
CiRXFnSID (ECAN Acceptance Filter n	
Standard Identifier)	210
CiRXFUL1 (ECAN Receive Buffer Full 1)	
CiRXFUL2 (ECAN Receive Buffer Full 2)	
	214
CiRXMnEID (ECAN Acceptance Filter Mask n	040
Extended Identifier)	213
CiRXMnSID (ECAN Acceptance Filter Mask n	

Standard Identifier) 213
CiRXOVF1 (ECAN Receive Buffer Overflow 1) 215
CiRXOVF2 (ECAN Receive Buffer Overflow 2) 215
CiTRBnSID (ECAN Buffer n Standard Identifier) 217,
218, 220
CiTRmnCON (ECAN TX/RX Buffer m Control) 216
CiVEC (ECAN Interrupt Code)
CLKDIV (Clock Divisor) 125
CORCON (Core Control)
DMACS0 (DMA Controller Status 0)
DMACS1 (DMA Controller Status 1) 116 DMAxCNT (DMA Channel x Transfer Count) 113
DMAXCON (DMA Channel x Control)
DMAxPAD (DMA Channel x Peripheral Address) 113
DMAxREQ (DMA Channel x IRQ Select)
DMAxSTA (DMA Channel x RAM Start Address A). 112
DMAxSTB (DMA Channel x RAM Start Address B). 112
DSADR (Most Recent DMA RAM Address) 117
I2CxCON (I2Cx Control)
I2CxMSK (I2Cx Slave Mode Address Mask) 187
I2CxSTAT (I2Cx Status) 185
IFS0 (Interrupt Flag Status 0) 77, 84
IFS1 (Interrupt Flag Status 1) 79, 86
IFS2 (Interrupt Flag Status 2) 81, 88
IFS3 (Interrupt Flag Status 3)
IFS4 (Interrupt Flag Status 4)
INTCON1 (Interrupt Control 1)
INTCON2 (Interrupt Control 2)
INTTREG Interrupt Control and Status Register 105
IPC0 (Interrupt Priority Control 0)
IPC11 (Interrupt Priority Control 11) 101
IPC15 (Interrupt Priority Control 15)
IPC16 (Interrupt Priority Control 16)
IPC17 (Interrupt Priority Control 17) 104
IPC2 (Interrupt Priority Control 2)
IPC3 (Interrupt Priority Control 3)
IPC4 (Interrupt Priority Control 4) 95
IPC5 (Interrupt Priority Control 5) 96
IPC6 (Interrupt Priority Control 6)
IPC7 (Interrupt Priority Control 7)
IPC8 (Interrupt Priority Control 8)
IPC9 (Interrupt Priority Control 9)
NVMCON (Flash Memory Control)
NVMKEY (Nonvolatile Memory Key)
OCXCON (Output Compare X Control)
OSCTUN (FRC Oscillator Tuning)
PLLFBD (PLL Feedback Divisor)
PMD1 (Peripheral Module Disable
Control Register 1) 131
PMD2 (Peripheral Module Disable
Control Register 2) 132
PMD3 (Peripheral Module Disable
Control Register 3) 133
RCON (Reset Control) 62
SPIxCON1 (SPIx Control 1) 177
SPIxCON2 (SPIx Control 2) 179
SPIxSTAT (SPIx Status and Control) 176
SR (CPU Status)
T1CON (Timer1 Control)
TCxCON (Input Capture x Control)
TxCON (Type B Time Base Control)
TyCON (Type C Time Base Control)
UXMODE (UARTX Mode)
Reset

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

Illegal Opcode	
Trap Conflict	
Uninitialized W Register	61, 68
Reset Sequence	69
Resets	61
S	
Serial Peripheral Interface (SPI)	
Software Reset Instruction (SWR)	67
Software Simulator (MPLAB SIM)	
Software Stack Pointer, Frame Pointer	
CALLL Stack Frame	49

Special Features of the CPU26	61
SPI Module	
SPI1 Register Map	37
Symbols Used in Opcode Descriptions	72
System Control	
Register Map47, 4	48

Т

Temperature and Voltage Specifications

Temperature and Voltage Opecifications	
AC	294, 336
Timer1	161
Timer2/3	163
Timing Characteristics	
CLKO and I/O	297
Timing Diagrams	
10-bit A/D Conversion (CHPS<1:0> = 01,	
SIMSAM = 0, ASAM = 0,	
SSRC<2:0> = 000)	326
10-bit A/D Conversion (CHPS<1:0> = 01,	
SIMSAM = 0, ASAM = 1, SSRC<2:0> = 11	1,
SAMC<4:0> = 00001)	326
10-bit A/D Conversion (CHPS<1:0> = 01, SIMS	AM = 0,
ASAM = 1, SSRC<2:0> = 111,	
SAMC<4:0> = 00001)	326
12-bit A/D Conversion	
(ASAM = 0, SSRC<2:0> = 000)	324
Brown-out Situations	67
ECAN I/O	320
External Clock	295
I2Cx Bus Data (Master Mode)	316
I2Cx Bus Data (Slave Mode)	318
I2Cx Bus Start/Stop Bits (Master Mode)	
I2Cx Bus Start/Stop Bits (Slave Mode)	318
Input Capture (CAPx)	
,	

OC/PWM		303
Output Compare (C	DCx)	302
Reset, Watchdog T	imer, Oscillator Start-up Time	r
and Power-up	Timer	298
Timer1, 2 and 3 Ex	ternal Clock	300
Timing Requirements		
ADC Conversion (1	0-bit mode)	341
	2-bit Mode)	
CLKO and I/O		297
External Clock		295
Input Capture		302
SPIx Master Mode	(CKE = 0)	337
SPIx Module Maste	er Mode (CKE = 1)	337
SPIx Module Slave	Mode (CKE = 0)	338
SPIx Module Slave	Mode (CKE = 1)	338
Timing Specifications		
10-bit A/D Conversi	ion Requirements	327
12-bit A/D Conversi	ion Requirements	325
	ents	
I2Cx Bus Data Req	uirements (Master Mode)	317
I2Cx Bus Data Req	uirements (Slave Mode)	319
Output Compare Re	equirements	302
PLL Clock		96, 336
Reset, Watchdog T	,	
Oscillator Star	t-up Timer, Power-up Timer	
and Brown-out	t Reset Requirements	299
Simple OC/PWM M	lode Requirements	303
	ock Requirements	
	ock Requirements	
Timer3 External Clo	ock Requirements	301

U

V

Voltage Regulator (On-Chip)	
-----------------------------	--

W

Watchdog Time-out Reset (WDTR)	
Watchdog Timer (WDT)	
Programming Considerations	
WWW Address	
WWW, On-Line Support	10

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent						
From	n: Name							
	Company Address City / State / ZIP / Country							
	Telephone: ()							
Application (optional):								
Would you like a reply? Y N								
Devi	ce: PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04	Literature Number: DS70293F						
Ques	stions:							
1. \	What are the best features of this document?							
-								
2. H	How does this document meet your hardware and software	development needs?						
-								
3. [Do you find the organization of this document easy to follow? If not, why?							
-								
4. \	What additions to the document do you think would enhance the structure and subject?							
-								
5. \	What deletions from the document could be made without a	ffecting the overall usefulness?						
-								
6. I	s there any incorrect or misleading information (what and w	/here)?						
-								
7. ł	How would you improve this document?							
-								
_								

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Temperature Ran	amily - / Size (ag (if a age	KB)		Examples: a) PIC24HJ32GP302-E/SP: General Purpose PIC24H, 32 KB program memory, 28-pin, Extended temperature, SPDIP package.
Architecture:	24	=	16-bit Microcontroller	
Flash Memory Family:	HJ	=	Flash program memory, 3.3V	
Product Group:	GP2 GP3 GP8	= =	General Purpose family	
Pin Count:	02 04	= =	28-pin 44-pin	
Temperature Range:	I E H	= = =	-40°C to+85°C (Industrial) -40°C to+125°C (Extended) -40°C to+150°C (High)	
Package:	SP SO ML MM PT	= = = =	Plastic Small Outline - Wide - 300 mil body (SOIC) Plastic Quad, No Lead Package - 8x8 mm body (QFN) Plastic Quad, No Lead Package - 6x6x0.9 mm body (QFN-S)	



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820