

General Description

The MAX505 and MAX506 are CMOS, quad, 8-bit voltageoutput digital-to-analog converters (DACs). The parts operate with a single +5V supply or dual ±5V supplies. Internal, precision output buffers swing rail-to-rail. The reference input range includes both supply rails.

Offset, gain, and linearity are factory calibrated to provide 1LSB total unadjusted error (TUE) over the full operating temperature range.

The MAX505 contains double-buffered logic inputs, which allow all analog outputs to be simultaneously updated using the asynchronous load DAC ($\overline{\text{LDAC}}$) control signal. The MAX505 also has four separate reference inputs, allowing each DAC's full-scale range to be independently set.


The MAX506 has separate input latches for each of its four DACs. Data is transferred to the input latches from a common 8-bit input port. The DACs are individually selected through address inputs A0 and A1, and updated by bringing \overline{WR} low. All MAX506 DACs share a common reference input.

All logic inputs are TTL and +5V CMOS compatible.

Applications

Minimum Component Count Analog Systems Digital Offset/Gain Adjustment Arbitrary Function Generators Industrial Process Control Automatic Test Equipment Programmable Attenuators

Functional Diagrams



Features

- ♦ Operate from Single +5V Supply or Dual ±5V Supplies
- ♦ Output Buffer Amplifiers Swing Rail-to-Rail
- ♦ Reference Input Range Includes Both Supply Rails
- ♦ Factory-Calibrated for 1LSB TUE
- ♦ Double-Buffered Digital Inputs (MAX505)
- ♦ Microprocessor and TTL/CMOS Compatible
- **♦ Require No External Adjustments**
- ♦ Pin-Compatible Upgrades to MX7225/MX7226
- ♦ Now Available in Tiny SSOP Package


Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE	TUE (LSBs)
MAX505ACNG	0°C to +70	24 Narrow Plastic DIP	±1
MAX505BCNG	0°C to +70 €	24 Narrow Plastic DIP	±1½
MAX505ACWG	0°C to +70°C	24 Wide SO	±1
MAX505BCWG	0°C to +70°C	24 Wide SO	±1½
MAX505ACAG	0°C to +70°C	24 SSOP	±1
MAX505BCAG	0°C to +70°C	24 SSOP	±1½
MAX505BC/D	0°C to +70°C	Dice*	±1½

Ordering Information continued on last page.

- * Contact factory for dice specifications.
- **Contact factory for availability and processing to MIL-STD-883.

Pin Configurations



MAXIM

Maxim Integrated Products 1

Call toll free 1-800-998-8800 for free samples or literature.

ABSOLUTE MAXIMUM RATINGS

V _{DD} to AGND
V _{DD} to DGND
Vss to AGND
Vss to DGND
V _{DD} to V _{SS} 0.3V, +12V
Digital Input Voltage to DGND0.3V, (V _{DD} + 0.3V)
VREF (V _{SS} - 0.3V), (V _{DD} + 0.3V)
Vout (Note 1)
Continuous Power Dissipation (T _A = +70°C)
MAX505
Plastic DIP (derate 13.33mW/°C above +70°C) 1067mW
Wide SO (derate 11.76mW/°C above +70°C) 941mW
CERDIP (derate 12.50mW/°C above +70°C) 1000mW

MAX506
Plastic DIP (derate 11.11mW/*C above +70*C) 889mW
Wide SO (derate 10.00mW/°C above +70°C) 800mW
CERDIP (derate 11.11mW/°C above +70°C) 889mW
Operating Temperature Ranges:
MAX50C 0°C to +70°C
MAX50_E40°C to +85°C
MAX50_M55°C to +125°C
Storage Temperature Range65°C to +165°C
Lead Temperature (soldering, 10 sec) +300°C

Note 1: The outputs may be shorted to V_{DD}, V_{SS}, or AGND if the package power dissipation is not exceeded. Typical short-circuit current to AGND is 50mA.

Stresses beyond those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +5V \pm 10\%, V_{SS} = 0V \text{ to -5.5V}, AGND = DGND = 0V, VREF = 4V, R_L = 10k\Omega, C_L = 100pF, T_A = T_{MIN} \text{ to T_MAX}, unless otherwise noted.}$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS		
STATIC ACCURACY									
Resolution				8			Bits		
Total Unadjusted Error		VREF = +4V,	MAX50_A			±1			
	TUE	Vss = 0V or -5V ±10%	MAX50_B			±1½	LOB		
	105	VREF = -4V,	MAX50_A			±1	Bits LSB LSB mV mV		
		Vss = -5V ±10%	MAX50_B			±1½			
Differential Nonlinearity	DNL	Guaranteed monotonic				±1	LSB		
Z O. d. 5			MAX50_C			14			
		Code = 00 hex, Vss = 0V	MAX50_E			16			
	ZCE	133 - 01	MAX50_M			20	\ <i>(</i>		
Zero-Code Error	ZCE	_	MAX50_C			±14	1114		
		Code = 00 hex, Vss = -5V ±10%	MAX50_E			±16			
			MAX50_M			±20			
Zero-Code Error Supply Rejection		Code = 00 hex, V _{DD} = 5V ±10%, V _{SS} = 0V or -5V ±10%			1	2	m∨		
Zero-Code Temperature Coefficient		Code = 00 hex			±10		μV/°C		
Full-Scale Error		Code = FF hex				±14	mV		
		Code = FF hex,	MAX50_C		1	4			
Full-Scale Error Supply Rejection		$V_{DD} = +5V \pm 10\%$	MAX50_E		1	8	m∨		
		Vss = 0V or -5V ±10%	MAX50_M			12			
Full-Scale-ErrorTemperature Coefficient		Code = FF hex			±10		μV/°C		

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +5V \pm 10\%, V_{SS} = 0V \text{ to } -5.5V, \text{ AGND} = \text{DGND} = 0V, \text{ VREF} = 4V, \text{ R}_{L} = 10k\Omega, \text{ C}_{L} = 100pF, \text{ T}_{A} = \text{TMIN to TMAX, unless otherwise noted.})$

PARAMETER	SYMBOL	CONDITION	NS .	MIN	TYP	MAX	UNITS
REFERENCE INPUTS							
Input Voltage Range				Vss		VDD	V
Land Burkey (Mark C)		0.4. 551	MAX505	16	24		
Input Resistance (Note 2)		Code = 55 hex	MAX506	4	6		kΩ
tora t Occasiona (Mate O)		0-1- 00	MAX505		15		
Input Capacitance (Note 3)		Code = 00 hex	MAX506		40		pF
Channel-to-Channel Isolation		MAX505 (Note 4)			-60		dB
AC Feedthrough		MAX505 (Note 5)			-70		dB
DAC OUTPUTS							
Full-Scale Output Voltage				Vss		V _{DD}	٧
		Vout = 4V, load regulation ≤	1/4LSB	2			
.		V _{OUT} = -4V, load regulation ≤ 1/4LSB		2		-	kΩ
Resistive Load		V _{OUT} = V _{DD} MAX50C/E load regulation ≤ 1.5LSB		10		·	
		Vout = Voo MAX50_M load re	л = V _{DD} MAX50_M load regulation ≤ 2LSB 10				\neg
DIGITAL INPUTS							
Logic High	ViH			2.4			٧
Logic Low	VIL					0.8	٧
Input Current		Measured at VIH and VIL				±1	μА
Input Capacitance					8		рF
Input Coding				Binary			
DYNAMIC PERFORMANCE							
			MAX50_C	1.0			
Voltage-Output Slew Rate		Positive and negative	MAX50_E	0.7			V/μs
			MAX50_M	AX50_M 0.5			
Output Settling Time		To ±1/2LSB, 10kΩ I I 100pF	load (Note 6)		6		μs
Digital Feedthrough		Code = 00 hex, WR = V _{DD} , all digital inputs from 0V to V _{DD}			5		nV-s
Signal to (Noise + Distortion) Ratio		VREF = 4Vp-p at 1kHz, VDD = 5V, Vss = -5V, code = FF hex			87		dB
		VREF = 4Vp-p at 20kHz, Vss	s = -5V ±10%		-74		dB
Multiplying Bandwidth		VREF = 0.5Vp-p, 3dB bandwidth			1		MHz
Wideband Amplifier Noise					60		μVRM

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +5V \pm 10\%, V_{SS} = 0V \text{ to -5.5V}, AGND = DGND = 0V, VREF = 4V, R_L = 10k\Omega, C_L = 100pF, T_A = T_{MIN} \text{ to T_MAX}, unless otherwise noted.)$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
POWER SUPPLIES		***************************************					
Positive Supply Voltage	V _{DD}	For specified performance		4.5		5.5	٧
Negative Supply Voltage	Vss	For specified performance		-5.5		0	٧
Panisira Comple Compant	lan .	Outputs unloaded, all	MAX50C/E		5	10	mA
Positive Supply Current	טטי	IDD I attacked to a control of the c	MAX50_M		5	12	
Negative Supply Current		$V_{SS} = -5V \pm 10\%$, outputs	MAX50C/E		5	10	_
	Iss	unloaded, all digital inputs = 0V or V _{DD}	MAX50_M		5	12	mA
SWITCHING CHARACTERISTI	cs						
Address to WR Setup	tas			5	-8		ns
Address to WR Hold	tah		. 2	5	-4		ns
Data to WR Setup	tos			45	35		ns
Data to WR Hold	tDH			0	-13		ns
WR Pulse Width	twn			40	20		ns
LDAC Pulse Width	tLC			40	20		ns

Note 2: Input resistance is code dependent. The lowest input resistance occurs at code = 55 hex.


Note 3: Input capacitance is code dependent. The highest input capacitance occurs at code = 00 hex.


Note 4: VREF = 10kHz, 4Vp-p. Channel-to-channel isolation is measured by setting the code of one DAC to FF hex and setting the code of all other DACs to 00 hex.


Note 5: VREF = 10kHz, 4Vp-p. DAC code = 00 hex.

Output settling time is measured by taking the code from 00 hex to FF hex, and from FF hex to 00 hex.

Typical Operating Characteristics










MAX505/MAX506


Quad 8-Bit DACs with Rail-to-Rail Voltage Outputs


Typical Operating Characteristics (continued)















DIGITAL FEEDTHROUGH -










0 TO 1 DIGITAL TRANSITION ON ALL DATA BITS (WITH WR HIGH) VREFA = AGND 1 TO 0 DIGITAL TRANS<u>ITIO</u>N ON ALL DATA BITS (WITH WR HIGH) VREFA = AGND

MAX505/MAX506

Quad 8-Bit DACs with Rail-to-Rail Voltage Outputs


Typical Operating Characteristics (continued)

REFERENCE FEEDTHROUGH AT 400Hz




A = VREFA, 10Vp.p B = VOUTA, 50µV/div, UNLOADED TIMEBASE = 1 ms/div VDD = +5V VSS = -5V CODE = ALL 0s LOAD = -

REFERENCE FEEDTHROUGH AT 4000Hz



A = VREFA, 10VP-P B = V0UTA, 100μ1/div, UNLOADED TIMEBASE = 100μ2/div VDD = 45V VSS = -5V CODE = ALL OS LOAD = ∞

POSITIVE SETTLING TIME (Vss = AGND)



 $\begin{array}{l} A = DIGITAL \ INPUT, \ 5V/div \\ B = VOUTA, \ 2V/div \\ TIMEBASE = 1 \mu s \\ VOD = +5V \\ VREFA = +5V \\ ALL \ BITS \ OFF TO \ ALL \ BITS \ ON \\ R_L = 10k\Omega, \ C_L = 100pF \end{array}$

POSITIVE SETTLING TIME (Vss = -5V)



 $\begin{array}{l} A = \text{DIGITAL INPUT, 5V/div} \\ B = \text{Vouta, 2V/div} \\ \text{TIMEBASE} = 1 \mu s \\ \text{VpD} = 45V \\ \text{VREFA} = +5V \\ \text{ALL BITS OFF TO ALL BITS ON} \\ R_L = 10 \text{kg.} \ C_L = 100 \text{pF} \end{array}$

NEGATIVE SETTLING TIME (VSS = AGND)



A = DIGITAL INPUT, 5V/div B = V0UTA, 2V/div TIMEBASE = 1 μ s V00 = +5V VREFA = +5V ALL BITS OFF R_L = 10k Ω , C_L = 100pF

NEGATIVE SETTLING TIME (Vss = -5V)



 $\begin{array}{l} A = DIGITAL\ INPUT,\ 5V/div\\ B = VoltA,\ 2V/div\\ IIMEBASE = 1 \mu s\\ V_{DD} = +5V\\ VREFA = +5V\\ ALL\ BITS\ ON\ TO\ ALL\ BITS\ OFF\\ R_L = 10k\Omega,\ C_L = 100pF \end{array}$

Pin Description

PIN			FILMOTION
MAX505	MAX506	NAME	FUNCTION
1	1	Vоитв	DAC B Output Voltage
2	2	VOUTA	DAC A Output Voltage
3	3	Vss	Negative Power Supply
4		VREFB	Reference Voltage Input for DAC B
	4	VREF	Reference Voltage Input for DAC A to DAC D
5		VREFA	Reference Voltage Input for DAC A
6	5	AGND	Analog Ground
7	6	DGND	Digital Ground
8		LDAC	Load DAC Input (active low). Driving this asynchronous input low transfers the contents of each input latch to its respective DAC latch.
9	7	D7	Data Bit 7 (MSB)
10	8	D6	Data Bit 6
11	9	D5	Data Bit 5
12	10	D4	Data Bit 4
13	11	D3	Data Bit 3
14	12	D2	Data Bit 2
15	13	D1	Data Bit 1
16	14	D0	Data Bit 0 (LSB)
17	15	WR	Write Input (active low). Used to load data into the DAC input latch selected by A0 and A1.
18	16	A1	DAC Address select bit (MSB)
19	17	A0	DAC Address select bit (LSB)
20		VREFD	Reference Voltage Input for DAC D
21		VREFC	Reference Voltage Input for DAC C
22	18	VDD	Positive Supply Voltage
23	19	Voutd	DAC D Output Voltage
24	20	Voutc	DAC C Output Voltage

Detailed Description Digital-to-Analog Section

The MAX505/MAX506 contain four matched voltage-output DACs. The DACs are inverted R-2R ladder networks that convert 8-bit digital words into equivalent analog output voltages in proportion to the applied reference voltage(s). Each DAC in the MAX505 has a separate reference input, while all four DACs in the MAX506 share a common reference input. Figure 1 shows a simplified functional diagram of one of the DACs.




Figure 1. DAC Simplified Circuit Diagram

Power Supplies and Reference Input

The MAX505/MAX506 can be used for multiplying applications. The reference accepts both DC and AC signals. The voltage at each VREF input sets the full-scale output voltage for its respective DAC. The VREF input impedance is code dependent, with the lowest value ($16k\Omega$ for the MAX505 and $4k\Omega$ for the MAX506) occuring when the input code is 55 hex. The maximum value, essentially infinity, occurs when

the input code is 00 hex. Since the VREF input impedance is code dependent, the DACs' reference sources must have a low output impedance (no more than 32Ω for the MAX505 and 8Ω for the MAX506) to maintain output linearity. The VREF input capacitance is also code dependent: 15pF maximum for the MAX505 and 40pF maximum for the MAX506.

The output voltage for any DAC can be represented by a digitally programmable voltage source as:

 $VOUT = (NB \times VREF) / 256$

where N_B is the numeric value of the DAC's binary input code.

Output Buffer Amplifiers

All MAX505/MAX506 voltage outputs are internally buffered by precision unity-gain followers that slew at 1V/ μ s. With a 0V to +4V (or +4V to 0V) output transition, the amplifier outputs will settle to 1/2LSB in typically 6 μ s when loaded with 10k Ω in parallel with 100pF.

The buffer amplifiers are stable with any combination of resistive loads $\geq 2k\Omega$ and capacitive loads $\leq 300pF$.

Digital Inputs and Interface Logic

The digital inputs are compatible with both TTL and 5V CMOS logic. However, the power-supply current (IDD) depends on the input logic levels. Supply current is specified for CMOS input levels (best case). Supply current increases by about 2mA when driven with TTL logic levels.

Address lines A0 and A1 select which DAC receives data from the data bus as shown in Table 1. When \overline{WR} is low, the addressed DAC's input latch is transparent. Data is latched when \overline{WR} is high. Figure 2 shows the MAX505/MAX506 input control logic.

The MAX506 DAC outputs represent the data held in the four 8-bit input latches. The MAX505 has double-buffered inputs; in addition to the input registers, there are individual DAC latches (see *Functional Diagrams*).




Figure 2. MAX505/MAX506 Input Control Logic

Table 1a. MAX505 DAC Addressing (partial list)

LDAC	WR	A 1	A0	LATCH STATE
Н	Н	Х	Х	Input and DAC data latched
Н	L	L	L	DAC A input latch transparent
L	Η	Х	Х	All 4 DACs' DAC latches transparent
L	L	L	L	DAC A input registers transparent and all 4 DACs' DAC latches transparent
н	L	٦	Н	DAC B input latch transparent
Н	L	Н	L	DAC C input latch transparent
Н	L	Н	Н	DAC D input latch transparent

H = High State, L = Low State, X = Don't Care

In the MAX505, data is transferred from the input latches to the DAC latches by pulling the LDAC control input low. This operation simultaneously updates all four outputs. Since LDAC is asynchronous with respect to WR, be sure that incorrect data is not latched to the output. Table 1a is the write-cycle truth table for the MAX505. Table 1b is the write-cycle truth table for the MAX506. Figure 3 shows the MAX505/MAX506 write-cycle timing. If simultaneous updating is not required, tie LDAC low to keep the DAC latches transparent. To avoid output glitches, insure that data is valid before WR goes low (MAX506). This also applies to the MAX505 if WR and LDAC are low simultaneously.

On power-up, all MAX505/MAX506 latches are internally preset with all 0s.

Table 1b. MAX506 DAC Addressing (partial list)

WR	A 1	A0	LATCH STATE
Н	х	х	Input data latched
L	L	L	DAC A input latch transparent
L	L	Н	DAC B input latch transparent
L	н	L	DAC C input latch transparent
L	Н	Н	DAC D input latch transparent

H = High State, L = Low State, X = Don't Care




Figure 3. MAX505/MAX506 Write-Cycle Timing Diagram

_ Applications Information Power Supply and Reference Operating Ranges

The MAX505/MAX506 are fully specified to operate with VDD = $5V \pm 10\%$ and VSS = 0V to -5.5V. 8-bit performance is guaranteed for both single- and dual-supply operation. The zero-code output error is guaranteed to be less than 14mV when operating from a single +5V supply.

The DACs work well with reference voltages from Vss to Vpp.

Vss should never be more positive than either AGND or DGND. No input should be more positive than VDD.

Power-Supply Bypassing and Ground Management

In single-supply operation (AGND = DGND = Vss = 0V), AGND, DGND, and Vss should be connected together in a "star" ground at the chip. This ground should then return to the highest quality ground available. Bypass VDD with a $0.1\mu F$ capacitor, located as close to VDD and AGND as possible.

In dual-supply operation, where DGND = AGND, VDD and VSS should be bypassed with 0.1µF capacitors to AGND. These capacitors should be placed as close to the supply pins as possible. To minimize digital noise on AGND, DGND and AGND should have separate return paths to the highest quality ground available.

Careful PCB layout minimizes crosstalk between DAC outputs, reference inputs, and digital inputs. Figures 4 and 5 show suggested circuit board layouts to minimize crosstalk.




Figure 4. Suggested MAX505 PCB Layout for Minimizing Crosstalk




Figure 5. Suggested MAX506 PCB Layout for Minimizing Crosstalk




Figure 6. MAX505 Unipolar Output Circuit

Unipolar Output, 2-Quadrant Multiplication

In unipolar operation, the output voltages and the reference input(s) are the same polarity. Figures 6 and 7 show the MAX505/MAX506 unipolar configurations. If the reference inputs are positive, both devices can be operated from a single supply. If dual supplies are used, the reference input can vary from Vss to Vpp. Table 2 is the unipolar code table.

Bipolar Output, 2-Quadrant Multiplication

Bipolar output 2-quadrant multiplication is achieved by offsetting AGND positively or negatively.

Offsetting AGND Positively -Single or Dual Supplies

AGND can be biased above DGND to provide an arbitrary nonzero output voltage for a 0 input code, as shown in Figure 8. The output voltage at VOUTA is:

where NB represents the digital input word. Since AGND is common to all four DACs, all outputs will be offset by VBIAS in the same manner. AGND should not be biased more than +1V above DGND.




Figure 7. MAX506 Unipolar Output Circuit

Table 2. Unipolar Code Table

DAC CO	NTENTS	ANALOG OUTPUT			
MSB	LSB	ANALOG OUTPUT			
1111	1111	+VREF (255)			
1000	0001	+VREF (129)			
1000	0000	$+VREF\left(\frac{128}{256}\right) = +\frac{VREF}{2}$			
0111	1111	+VREF (127)			
0000	0001	+VREF (1/256)			
0000	0000	ov			

Note: 1LSB = (VREF) (2⁻⁸) = +VREF $\left(\frac{1}{256}\right)$

Table 3. Bipolar Code Table

DAC CO	NTENTS	ANALOG OUTPUT
MSB	LSB	ANALOG OUTPUT
1111	1111	VREF (127)
1000	0001	$VREF\left(\frac{1}{128}\right)$
1000	0000	OV
0111	1111	$-VREF\left(\frac{1}{128}\right)$
0000	0001	-VREF (127)
0000	0000	$-VREF\left(\frac{128}{128}\right) = -VREF$

Offsetting AGND Negatively - Dual Supplies

An alternate method of generating bipolar outputs uses Figure 9's circuits. In these circuits, AGND is biased negatively (up to -2.5V with respect to DGND) to provide an arbitrary negative output voltage for a 0 input code. The output voltage at VOUTA is:

where NB represents the digital input word. Since AGND is common to all four DACs, all outputs will be offset by VBIAS in the same manner. Table 3, with VREF = 2.5V, shows the digital code vs. output voltage for Figure 9's circuits with R1 = R2.

4-Quadrant Multiplication

Each DAC output may be configured for 4-quadrant multiplication using Figure 10's circuit. One op amp and two resistors are required per channel. With R1 = R2:

$$VOUT = VREF[(2)(NB/256) -1],$$

where NB represents the digital word in DAC register A.

Recommended values for resistors R1 and R2 are $330k\Omega$ (±0.1%). Table 3 shows the digital code vs. output voltage for Figure 10's circuit.




Figure 8. AGND Bias Circuits (Positive Offset)




Figure 9a. MAX505 AGND Bias Circuit (Negative Offset)




Figure 9b. MAX506 AGND Bias Circuit (Negative Offset)




Figure 10a. MAX505 Bipolar Output Circuit





Figure 10b. MAX506 Bipolar Output Circuit

_Functional Diagrams (continued)

VDD 118 INPUT LATCH A VOLITA DAC A INPUT LATCH B Voutb DAC B 20 VOUTC INPUT LATCH C DAC C 19 Voutd INPUT LATCH D DAC D MAXIM MAX506 LOGIC 3^r 5^r 6^r Vss agnd dgnd

Pin Configurations (continued)




Ordering Information


PART	TEMP. RANGE	PIN-PACKAGE	TUE (LSBs)
MAX505AENG	-40°C to +85°C	24 Narrow Plastic DIP	±1
MAX505BENG	-40°C to +85°C	24 Narrow Plastic DIP	±11/2
MAX505AEWG	-40°C to +85°C	24 Wide SO	±1
MAX505BEWG	-40°C to +85°C	24 Wide SO	±11/2
MAX505AEAG	-40°C to +85°C	24 SSOP	±1
MAX505BEAG	-40°C to +85°C	24 SSOP	±1½
MAX505AMRG	-55°C to +125°C	24 Narrow CERDIP**	±1
MAX505BMRG	-55°C to +125°C	24 Narrow CERDIP**	±11/2
MAX506ACPP	0°C to +70°C	20 Plastic DIP	±1
MAX506BCPP	0°C to +70°C	20 Plastic DIP	±1½
MAX506ACWP	0°C to +70°C	20 Wide SO	±1
MAX506BCWP	0°C to +70°C	20 Wide SO	±11⁄2
MAX506BC/D	0°C to +70°C	Dice*	±1½
MAX506AEPP	-40°C to +85°C	20 Plastic DIP	±1
MAX506BEPP	-40°C to +85°C	20 Plastic DIP	±11/2
MAX506AEWP	-40°C to +85°C	20 Wide SO	±1
MAX506BEWP	-40°C to +85°C	20 Wide SO	±1½
MAX506AMJP	-55°C to +125°C	20 CERDIP**	±1
MAX506BMJP	-55°C to +125°C	20 CERDIP**	±1½

^{*} Contact factory for dice specifications.

^{**}Contact factory for availability and processing to MIL-STD-883.



Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600